Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: d461d26dde
Branches Tags
linux-vybrid_pu...
/
arch
/
arm
/
plat-mxc
/
include
/
mach
/
mx31.h

mx31.h 1.4 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445 
  1. /*
    2. 

  2.  * IRAM
    3. 

  3.  */
    4. 

  4. #define MX31_IRAM_BASE_ADDR		0x1FFC0000	/* internal ram */
    5. 

  5. #define MX31_IRAM_SIZE			SZ_16K
    6. 

  6. 

  7. #define MX31_OTG_BASE_ADDR	(AIPS1_BASE_ADDR + 0x00088000)
    8. 

  8. #define ATA_BASE_ADDR		(AIPS1_BASE_ADDR + 0x0008C000)
    9. 

  9. #define UART4_BASE_ADDR 	(AIPS1_BASE_ADDR + 0x000B0000)
    10. 

  10. #define UART5_BASE_ADDR 	(AIPS1_BASE_ADDR + 0x000B4000)
    11. 

  11. 

  12. #define MMC_SDHC1_BASE_ADDR	(SPBA0_BASE_ADDR + 0x00004000)
    13. 

  13. #define MMC_SDHC2_BASE_ADDR	(SPBA0_BASE_ADDR + 0x00008000)
    14. 

  14. #define SIM1_BASE_ADDR		(SPBA0_BASE_ADDR + 0x00018000)
    15. 

  15. #define IIM_BASE_ADDR		(SPBA0_BASE_ADDR + 0x0001C000)
    16. 

  16. 

  17. #define CSPI3_BASE_ADDR		(AIPS2_BASE_ADDR + 0x00084000)
    18. 

  18. #define FIRI_BASE_ADDR		(AIPS2_BASE_ADDR + 0x0008C000)
    19. 

  19. #define SCM_BASE_ADDR		(AIPS2_BASE_ADDR + 0x000AE000)
    20. 

  20. #define SMN_BASE_ADDR		(AIPS2_BASE_ADDR + 0x000AF000)
    21. 

  21. #define MPEG4_ENC_BASE_ADDR	(AIPS2_BASE_ADDR + 0x000C8000)
    22. 

  22. 

  23. #define MX31_NFC_BASE_ADDR	(X_MEMC_BASE_ADDR + 0x0000)
    24. 

  24. 

  25. #define MXC_INT_MPEG4_ENCODER	5
    26. 

  26. #define MXC_INT_FIRI		7
    27. 

  27. #define MX31_INT_MMC_SDHC2	8
    28. 

  28. #define MXC_INT_MMC_SDHC1	9
    29. 

  29. #define MX31_INT_SSI2		11
    30. 

  30. #define MX31_INT_SSI1		12
    31. 

  31. #define MXC_INT_MBX		16
    32. 

  32. #define MXC_INT_CSPI3		17
    33. 

  33. #define MXC_INT_SIM2		20
    34. 

  34. #define MXC_INT_SIM1		21
    35. 

  35. #define MXC_INT_CCM_DVFS	31
    36. 

  36. #define MXC_INT_USB1		35
    37. 

  37. #define MXC_INT_USB2		36
    38. 

  38. #define MXC_INT_USB3		37
    39. 

  39. #define MXC_INT_USB4		38
    40. 

  40. #define MXC_INT_MSHC2		40
    41. 

  41. #define MXC_INT_UART4		46
    42. 

  42. #define MXC_INT_UART5		47
    43. 

  43. #define MXC_INT_CCM		53
    44. 

  44. #define MXC_INT_PCMCIA		54
    45. 

  45.