dma-mx1-mx2.h 2.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091
  1. /*
  2. * linux/arch/arm/plat-mxc/include/mach/dma-mx1-mx2.h
  3. *
  4. * i.MX DMA registration and IRQ dispatching
  5. *
  6. * Copyright 2006 Pavel Pisa <pisa@cmp.felk.cvut.cz>
  7. * Copyright 2008 Juergen Beisert, <kernel@pengutronix.de>
  8. * Copyright 2008 Sascha Hauer, <s.hauer@pengutronix.de>
  9. *
  10. * This program is free software; you can redistribute it and/or
  11. * modify it under the terms of the GNU General Public License
  12. * as published by the Free Software Foundation; either version 2
  13. * of the License, or (at your option) any later version.
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
  22. * MA 02110-1301, USA.
  23. */
  24. #ifndef __ASM_ARCH_MXC_DMA_H
  25. #define __ASM_ARCH_MXC_DMA_H
  26. #define IMX_DMA_CHANNELS 16
  27. #define DMA_MODE_READ 0
  28. #define DMA_MODE_WRITE 1
  29. #define DMA_MODE_MASK 1
  30. #define DMA_BASE IO_ADDRESS(DMA_BASE_ADDR)
  31. #define IMX_DMA_MEMSIZE_32 (0 << 4)
  32. #define IMX_DMA_MEMSIZE_8 (1 << 4)
  33. #define IMX_DMA_MEMSIZE_16 (2 << 4)
  34. #define IMX_DMA_TYPE_LINEAR (0 << 10)
  35. #define IMX_DMA_TYPE_2D (1 << 10)
  36. #define IMX_DMA_TYPE_FIFO (2 << 10)
  37. #define IMX_DMA_ERR_BURST (1 << 0)
  38. #define IMX_DMA_ERR_REQUEST (1 << 1)
  39. #define IMX_DMA_ERR_TRANSFER (1 << 2)
  40. #define IMX_DMA_ERR_BUFFER (1 << 3)
  41. #define IMX_DMA_ERR_TIMEOUT (1 << 4)
  42. int
  43. imx_dma_config_channel(int channel, unsigned int config_port,
  44. unsigned int config_mem, unsigned int dmareq, int hw_chaining);
  45. void
  46. imx_dma_config_burstlen(int channel, unsigned int burstlen);
  47. int
  48. imx_dma_setup_single(int channel, dma_addr_t dma_address,
  49. unsigned int dma_length, unsigned int dev_addr,
  50. unsigned int dmamode);
  51. int
  52. imx_dma_setup_sg(int channel, struct scatterlist *sg,
  53. unsigned int sgcount, unsigned int dma_length,
  54. unsigned int dev_addr, unsigned int dmamode);
  55. int
  56. imx_dma_setup_handlers(int channel,
  57. void (*irq_handler) (int, void *),
  58. void (*err_handler) (int, void *, int), void *data);
  59. int
  60. imx_dma_setup_progression_handler(int channel,
  61. void (*prog_handler) (int, void*, struct scatterlist*));
  62. void imx_dma_enable(int channel);
  63. void imx_dma_disable(int channel);
  64. int imx_dma_request(int channel, const char *name);
  65. void imx_dma_free(int channel);
  66. enum imx_dma_prio {
  67. DMA_PRIO_HIGH = 0,
  68. DMA_PRIO_MEDIUM = 1,
  69. DMA_PRIO_LOW = 2
  70. };
  71. int imx_dma_request_by_prio(const char *name, enum imx_dma_prio prio);
  72. #endif /* _ASM_ARCH_MXC_DMA_H */