memory.h 1.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455
  1. /*
  2. * arch/arm/mach-sa1100/include/mach/memory.h
  3. *
  4. * Copyright (C) 1999-2000 Nicolas Pitre <nico@fluxnic.net>
  5. */
  6. #ifndef __ASM_ARCH_MEMORY_H
  7. #define __ASM_ARCH_MEMORY_H
  8. #include <asm/sizes.h>
  9. /*
  10. * Physical DRAM offset is 0xc0000000 on the SA1100
  11. */
  12. #define PHYS_OFFSET UL(0xc0000000)
  13. #ifndef __ASSEMBLY__
  14. #ifdef CONFIG_SA1111
  15. void sa1111_adjust_zones(int node, unsigned long *size, unsigned long *holes);
  16. #define arch_adjust_zones(node, size, holes) \
  17. sa1111_adjust_zones(node, size, holes)
  18. #define ISA_DMA_THRESHOLD (PHYS_OFFSET + SZ_1M - 1)
  19. #define MAX_DMA_ADDRESS (PAGE_OFFSET + SZ_1M)
  20. #endif
  21. #endif
  22. /*
  23. * Because of the wide memory address space between physical RAM banks on the
  24. * SA1100, it's much convenient to use Linux's SparseMEM support to implement
  25. * our memory map representation. Assuming all memory nodes have equal access
  26. * characteristics, we then have generic discontiguous memory support.
  27. *
  28. * The sparsemem banks are matched with the physical memory bank addresses
  29. * which are incidentally the same as virtual addresses.
  30. *
  31. * node 0: 0xc0000000 - 0xc7ffffff
  32. * node 1: 0xc8000000 - 0xcfffffff
  33. * node 2: 0xd0000000 - 0xd7ffffff
  34. * node 3: 0xd8000000 - 0xdfffffff
  35. */
  36. #define MAX_PHYSMEM_BITS 32
  37. #define SECTION_SIZE_BITS 27
  38. /*
  39. * Cache flushing area - SA1100 zero bank
  40. */
  41. #define FLUSH_BASE_PHYS 0xe0000000
  42. #define FLUSH_BASE 0xf5000000
  43. #define FLUSH_BASE_MINICACHE 0xf5100000
  44. #endif