s3c2410.c 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170
  1. /* linux/arch/arm/mach-s3c2410/s3c2410.c
  2. *
  3. * Copyright (c) 2003-2005 Simtec Electronics
  4. * Ben Dooks <ben@simtec.co.uk>
  5. *
  6. * http://www.simtec.co.uk/products/EB2410ITX/
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. */
  12. #include <linux/kernel.h>
  13. #include <linux/types.h>
  14. #include <linux/interrupt.h>
  15. #include <linux/list.h>
  16. #include <linux/timer.h>
  17. #include <linux/init.h>
  18. #include <linux/clk.h>
  19. #include <linux/sysdev.h>
  20. #include <linux/serial_core.h>
  21. #include <linux/platform_device.h>
  22. #include <linux/io.h>
  23. #include <asm/mach/arch.h>
  24. #include <asm/mach/map.h>
  25. #include <asm/mach/irq.h>
  26. #include <mach/hardware.h>
  27. #include <asm/irq.h>
  28. #include <plat/cpu-freq.h>
  29. #include <mach/regs-clock.h>
  30. #include <plat/regs-serial.h>
  31. #include <plat/s3c2410.h>
  32. #include <plat/cpu.h>
  33. #include <plat/devs.h>
  34. #include <plat/clock.h>
  35. #include <plat/pll.h>
  36. /* Initial IO mappings */
  37. static struct map_desc s3c2410_iodesc[] __initdata = {
  38. IODESC_ENT(CLKPWR),
  39. IODESC_ENT(TIMER),
  40. IODESC_ENT(WATCHDOG),
  41. };
  42. /* our uart devices */
  43. /* uart registration process */
  44. void __init s3c2410_init_uarts(struct s3c2410_uartcfg *cfg, int no)
  45. {
  46. s3c24xx_init_uartdevs("s3c2410-uart", s3c2410_uart_resources, cfg, no);
  47. }
  48. /* s3c2410_map_io
  49. *
  50. * register the standard cpu IO areas, and any passed in from the
  51. * machine specific initialisation.
  52. */
  53. void __init s3c2410_map_io(void)
  54. {
  55. iotable_init(s3c2410_iodesc, ARRAY_SIZE(s3c2410_iodesc));
  56. }
  57. void __init_or_cpufreq s3c2410_setup_clocks(void)
  58. {
  59. struct clk *xtal_clk;
  60. unsigned long tmp;
  61. unsigned long xtal;
  62. unsigned long fclk;
  63. unsigned long hclk;
  64. unsigned long pclk;
  65. xtal_clk = clk_get(NULL, "xtal");
  66. xtal = clk_get_rate(xtal_clk);
  67. clk_put(xtal_clk);
  68. /* now we've got our machine bits initialised, work out what
  69. * clocks we've got */
  70. fclk = s3c24xx_get_pll(__raw_readl(S3C2410_MPLLCON), xtal);
  71. tmp = __raw_readl(S3C2410_CLKDIVN);
  72. /* work out clock scalings */
  73. hclk = fclk / ((tmp & S3C2410_CLKDIVN_HDIVN) ? 2 : 1);
  74. pclk = hclk / ((tmp & S3C2410_CLKDIVN_PDIVN) ? 2 : 1);
  75. /* print brieft summary of clocks, etc */
  76. printk("S3C2410: core %ld.%03ld MHz, memory %ld.%03ld MHz, peripheral %ld.%03ld MHz\n",
  77. print_mhz(fclk), print_mhz(hclk), print_mhz(pclk));
  78. /* initialise the clocks here, to allow other things like the
  79. * console to use them
  80. */
  81. s3c24xx_setup_clocks(fclk, hclk, pclk);
  82. }
  83. /* fake ARMCLK for use with cpufreq, etc. */
  84. static struct clk s3c2410_armclk = {
  85. .name = "armclk",
  86. .parent = &clk_f,
  87. .id = -1,
  88. };
  89. void __init s3c2410_init_clocks(int xtal)
  90. {
  91. s3c24xx_register_baseclocks(xtal);
  92. s3c2410_setup_clocks();
  93. s3c2410_baseclk_add();
  94. s3c24xx_register_clock(&s3c2410_armclk);
  95. }
  96. struct sysdev_class s3c2410_sysclass = {
  97. .name = "s3c2410-core",
  98. };
  99. /* Note, we would have liked to name this s3c2410-core, but we cannot
  100. * register two sysdev_class with the same name.
  101. */
  102. struct sysdev_class s3c2410a_sysclass = {
  103. .name = "s3c2410a-core",
  104. };
  105. static struct sys_device s3c2410_sysdev = {
  106. .cls = &s3c2410_sysclass,
  107. };
  108. /* need to register class before we actually register the device, and
  109. * we also need to ensure that it has been initialised before any of the
  110. * drivers even try to use it (even if not on an s3c2410 based system)
  111. * as a driver which may support both 2410 and 2440 may try and use it.
  112. */
  113. static int __init s3c2410_core_init(void)
  114. {
  115. return sysdev_class_register(&s3c2410_sysclass);
  116. }
  117. core_initcall(s3c2410_core_init);
  118. static int __init s3c2410a_core_init(void)
  119. {
  120. return sysdev_class_register(&s3c2410a_sysclass);
  121. }
  122. core_initcall(s3c2410a_core_init);
  123. int __init s3c2410_init(void)
  124. {
  125. printk("S3C2410: Initialising architecture\n");
  126. return sysdev_register(&s3c2410_sysdev);
  127. }
  128. int __init s3c2410a_init(void)
  129. {
  130. s3c2410_sysdev.cls = &s3c2410a_sysclass;
  131. return s3c2410_init();
  132. }