gpio-nrs.h 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293
  1. /* arch/arm/mach-s3c2410/include/mach/gpio-nrs.h
  2. *
  3. * Copyright (c) 2008 Simtec Electronics
  4. * http://armlinux.simtec.co.uk/
  5. * Ben Dooks <ben@simtec.co.uk>
  6. *
  7. * S3C2410 - GPIO bank numbering
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. */
  13. #ifndef __MACH_GPIONRS_H
  14. #define __MACH_GPIONRS_H
  15. #define S3C2410_GPIONO(bank,offset) ((bank) + (offset))
  16. #define S3C2410_GPIO_BANKA (32*0)
  17. #define S3C2410_GPIO_BANKB (32*1)
  18. #define S3C2410_GPIO_BANKC (32*2)
  19. #define S3C2410_GPIO_BANKD (32*3)
  20. #define S3C2410_GPIO_BANKE (32*4)
  21. #define S3C2410_GPIO_BANKF (32*5)
  22. #define S3C2410_GPIO_BANKG (32*6)
  23. #define S3C2410_GPIO_BANKH (32*7)
  24. /* GPIO bank sizes */
  25. #define S3C2410_GPIO_A_NR (32)
  26. #define S3C2410_GPIO_B_NR (32)
  27. #define S3C2410_GPIO_C_NR (32)
  28. #define S3C2410_GPIO_D_NR (32)
  29. #define S3C2410_GPIO_E_NR (32)
  30. #define S3C2410_GPIO_F_NR (32)
  31. #define S3C2410_GPIO_G_NR (32)
  32. #define S3C2410_GPIO_H_NR (32)
  33. #if CONFIG_S3C_GPIO_SPACE != 0
  34. #error CONFIG_S3C_GPIO_SPACE cannot be zero at the moment
  35. #endif
  36. #define S3C2410_GPIO_NEXT(__gpio) \
  37. ((__gpio##_START) + (__gpio##_NR) + CONFIG_S3C_GPIO_SPACE + 0)
  38. #ifndef __ASSEMBLY__
  39. enum s3c_gpio_number {
  40. S3C2410_GPIO_A_START = 0,
  41. S3C2410_GPIO_B_START = S3C2410_GPIO_NEXT(S3C2410_GPIO_A),
  42. S3C2410_GPIO_C_START = S3C2410_GPIO_NEXT(S3C2410_GPIO_B),
  43. S3C2410_GPIO_D_START = S3C2410_GPIO_NEXT(S3C2410_GPIO_C),
  44. S3C2410_GPIO_E_START = S3C2410_GPIO_NEXT(S3C2410_GPIO_D),
  45. S3C2410_GPIO_F_START = S3C2410_GPIO_NEXT(S3C2410_GPIO_E),
  46. S3C2410_GPIO_G_START = S3C2410_GPIO_NEXT(S3C2410_GPIO_F),
  47. S3C2410_GPIO_H_START = S3C2410_GPIO_NEXT(S3C2410_GPIO_G),
  48. };
  49. #endif /* __ASSEMBLY__ */
  50. /* S3C2410 GPIO number definitions. */
  51. #define S3C2410_GPA(_nr) (S3C2410_GPIO_A_START + (_nr))
  52. #define S3C2410_GPB(_nr) (S3C2410_GPIO_B_START + (_nr))
  53. #define S3C2410_GPC(_nr) (S3C2410_GPIO_C_START + (_nr))
  54. #define S3C2410_GPD(_nr) (S3C2410_GPIO_D_START + (_nr))
  55. #define S3C2410_GPE(_nr) (S3C2410_GPIO_E_START + (_nr))
  56. #define S3C2410_GPF(_nr) (S3C2410_GPIO_F_START + (_nr))
  57. #define S3C2410_GPG(_nr) (S3C2410_GPIO_G_START + (_nr))
  58. #define S3C2410_GPH(_nr) (S3C2410_GPIO_H_START + (_nr))
  59. /* compatibility until drivers can be modified */
  60. #define S3C2410_GPA0 S3C2410_GPA(0)
  61. #define S3C2410_GPA1 S3C2410_GPA(1)
  62. #define S3C2410_GPA3 S3C2410_GPA(3)
  63. #define S3C2410_GPA7 S3C2410_GPA(7)
  64. #define S3C2410_GPE0 S3C2410_GPE(0)
  65. #define S3C2410_GPE1 S3C2410_GPE(1)
  66. #define S3C2410_GPE2 S3C2410_GPE(2)
  67. #define S3C2410_GPE3 S3C2410_GPE(3)
  68. #define S3C2410_GPE4 S3C2410_GPE(4)
  69. #define S3C2410_GPE5 S3C2410_GPE(5)
  70. #define S3C2410_GPE6 S3C2410_GPE(6)
  71. #define S3C2410_GPE7 S3C2410_GPE(7)
  72. #define S3C2410_GPE8 S3C2410_GPE(8)
  73. #define S3C2410_GPE9 S3C2410_GPE(9)
  74. #define S3C2410_GPE10 S3C2410_GPE(10)
  75. #define S3C2410_GPH10 S3C2410_GPH(10)
  76. #endif /* __MACH_GPIONRS_H */