omap_hwmod_34xx.h 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168
  1. /*
  2. * omap_hwmod_34xx.h - hardware modules present on the OMAP34xx chips
  3. *
  4. * Copyright (C) 2009 Nokia Corporation
  5. * Paul Walmsley
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. *
  11. */
  12. #ifndef __ARCH_ARM_PLAT_OMAP_INCLUDE_MACH_OMAP_HWMOD34XX_H
  13. #define __ARCH_ARM_PLAT_OMAP_INCLUDE_MACH_OMAP_HWMOD34XX_H
  14. #ifdef CONFIG_ARCH_OMAP34XX
  15. #include <mach/omap_hwmod.h>
  16. #include <mach/irqs.h>
  17. #include <mach/cpu.h>
  18. #include <mach/dma.h>
  19. #include "prm-regbits-34xx.h"
  20. static struct omap_hwmod omap34xx_mpu_hwmod;
  21. static struct omap_hwmod omap34xx_l3_hwmod;
  22. static struct omap_hwmod omap34xx_l4_core_hwmod;
  23. static struct omap_hwmod omap34xx_l4_per_hwmod;
  24. /* L3 -> L4_CORE interface */
  25. static struct omap_hwmod_ocp_if omap34xx_l3__l4_core = {
  26. .master = &omap34xx_l3_hwmod,
  27. .slave = &omap34xx_l4_core_hwmod,
  28. .user = OCP_USER_MPU | OCP_USER_SDMA,
  29. };
  30. /* L3 -> L4_PER interface */
  31. static struct omap_hwmod_ocp_if omap34xx_l3__l4_per = {
  32. .master = &omap34xx_l3_hwmod,
  33. .slave = &omap34xx_l4_per_hwmod,
  34. .user = OCP_USER_MPU | OCP_USER_SDMA,
  35. };
  36. /* MPU -> L3 interface */
  37. static struct omap_hwmod_ocp_if omap34xx_mpu__l3 = {
  38. .master = &omap34xx_mpu_hwmod,
  39. .slave = &omap34xx_l3_hwmod,
  40. .user = OCP_USER_MPU,
  41. };
  42. /* Slave interfaces on the L3 interconnect */
  43. static struct omap_hwmod_ocp_if *omap34xx_l3_slaves[] = {
  44. &omap34xx_mpu__l3,
  45. };
  46. /* Master interfaces on the L3 interconnect */
  47. static struct omap_hwmod_ocp_if *omap34xx_l3_masters[] = {
  48. &omap34xx_l3__l4_core,
  49. &omap34xx_l3__l4_per,
  50. };
  51. /* L3 */
  52. static struct omap_hwmod omap34xx_l3_hwmod = {
  53. .name = "l3_hwmod",
  54. .masters = omap34xx_l3_masters,
  55. .masters_cnt = ARRAY_SIZE(omap34xx_l3_masters),
  56. .slaves = omap34xx_l3_slaves,
  57. .slaves_cnt = ARRAY_SIZE(omap34xx_l3_slaves),
  58. .omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP3430)
  59. };
  60. static struct omap_hwmod omap34xx_l4_wkup_hwmod;
  61. /* L4_CORE -> L4_WKUP interface */
  62. static struct omap_hwmod_ocp_if omap34xx_l4_core__l4_wkup = {
  63. .master = &omap34xx_l4_core_hwmod,
  64. .slave = &omap34xx_l4_wkup_hwmod,
  65. .user = OCP_USER_MPU | OCP_USER_SDMA,
  66. };
  67. /* Slave interfaces on the L4_CORE interconnect */
  68. static struct omap_hwmod_ocp_if *omap34xx_l4_core_slaves[] = {
  69. &omap34xx_l3__l4_core,
  70. };
  71. /* Master interfaces on the L4_CORE interconnect */
  72. static struct omap_hwmod_ocp_if *omap34xx_l4_core_masters[] = {
  73. &omap34xx_l4_core__l4_wkup,
  74. };
  75. /* L4 CORE */
  76. static struct omap_hwmod omap34xx_l4_core_hwmod = {
  77. .name = "l4_core_hwmod",
  78. .masters = omap34xx_l4_core_masters,
  79. .masters_cnt = ARRAY_SIZE(omap34xx_l4_core_masters),
  80. .slaves = omap34xx_l4_core_slaves,
  81. .slaves_cnt = ARRAY_SIZE(omap34xx_l4_core_slaves),
  82. .omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP3430)
  83. };
  84. /* Slave interfaces on the L4_PER interconnect */
  85. static struct omap_hwmod_ocp_if *omap34xx_l4_per_slaves[] = {
  86. &omap34xx_l3__l4_per,
  87. };
  88. /* Master interfaces on the L4_PER interconnect */
  89. static struct omap_hwmod_ocp_if *omap34xx_l4_per_masters[] = {
  90. };
  91. /* L4 PER */
  92. static struct omap_hwmod omap34xx_l4_per_hwmod = {
  93. .name = "l4_per_hwmod",
  94. .masters = omap34xx_l4_per_masters,
  95. .masters_cnt = ARRAY_SIZE(omap34xx_l4_per_masters),
  96. .slaves = omap34xx_l4_per_slaves,
  97. .slaves_cnt = ARRAY_SIZE(omap34xx_l4_per_slaves),
  98. .omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP3430)
  99. };
  100. /* Slave interfaces on the L4_WKUP interconnect */
  101. static struct omap_hwmod_ocp_if *omap34xx_l4_wkup_slaves[] = {
  102. &omap34xx_l4_core__l4_wkup,
  103. };
  104. /* Master interfaces on the L4_WKUP interconnect */
  105. static struct omap_hwmod_ocp_if *omap34xx_l4_wkup_masters[] = {
  106. };
  107. /* L4 WKUP */
  108. static struct omap_hwmod omap34xx_l4_wkup_hwmod = {
  109. .name = "l4_wkup_hwmod",
  110. .masters = omap34xx_l4_wkup_masters,
  111. .masters_cnt = ARRAY_SIZE(omap34xx_l4_wkup_masters),
  112. .slaves = omap34xx_l4_wkup_slaves,
  113. .slaves_cnt = ARRAY_SIZE(omap34xx_l4_wkup_slaves),
  114. .omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP3430)
  115. };
  116. /* Master interfaces on the MPU device */
  117. static struct omap_hwmod_ocp_if *omap34xx_mpu_masters[] = {
  118. &omap34xx_mpu__l3,
  119. };
  120. /* MPU */
  121. static struct omap_hwmod omap34xx_mpu_hwmod = {
  122. .name = "mpu_hwmod",
  123. .clkdev_dev_id = NULL,
  124. .clkdev_con_id = "arm_fck",
  125. .masters = omap34xx_mpu_masters,
  126. .masters_cnt = ARRAY_SIZE(omap34xx_mpu_masters),
  127. .omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
  128. };
  129. static __initdata struct omap_hwmod *omap34xx_hwmods[] = {
  130. &omap34xx_l3_hwmod,
  131. &omap34xx_l4_core_hwmod,
  132. &omap34xx_l4_per_hwmod,
  133. &omap34xx_l4_wkup_hwmod,
  134. &omap34xx_mpu_hwmod,
  135. NULL,
  136. };
  137. #else
  138. # define omap34xx_hwmods 0
  139. #endif
  140. #endif