regs-misc.h 3.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697
  1. /*
  2. * arch/arm/mach-ks8695/include/mach/regs-misc.h
  3. *
  4. * Copyright (C) 2006 Andrew Victor
  5. *
  6. * KS8695 - Miscellaneous Registers
  7. *
  8. * This file is licensed under the terms of the GNU General Public
  9. * License version 2. This program is licensed "as is" without any
  10. * warranty of any kind, whether express or implied.
  11. */
  12. #ifndef KS8695_MISC_H
  13. #define KS8695_MISC_H
  14. #define KS8695_MISC_OFFSET (0xF0000 + 0xEA00)
  15. #define KS8695_MISC_VA (KS8695_IO_VA + KS8695_MISC_OFFSET)
  16. #define KS8695_MISC_PA (KS8695_IO_PA + KS8695_MISC_OFFSET)
  17. /*
  18. * Miscellaneous registers
  19. */
  20. #define KS8695_DID (0x00) /* Device ID */
  21. #define KS8695_RID (0x04) /* Revision ID */
  22. #define KS8695_HMC (0x08) /* HPNA Miscellaneous Control [KS8695 only] */
  23. #define KS8695_WMC (0x0c) /* WAN Miscellaneous Control */
  24. #define KS8695_WPPM (0x10) /* WAN PHY Power Management */
  25. #define KS8695_PPS (0x1c) /* PHY PowerSave */
  26. /* Device ID Register */
  27. #define DID_ID (0xffff << 0) /* Device ID */
  28. /* Revision ID Register */
  29. #define RID_SUBID (0xf << 4) /* Sub-Device ID */
  30. #define RID_REVISION (0xf << 0) /* Revision ID */
  31. /* HPNA Miscellaneous Control Register */
  32. #define HMC_HSS (1 << 1) /* Speed */
  33. #define HMC_HDS (1 << 0) /* Duplex */
  34. /* WAN Miscellaneous Control Register */
  35. #define WMC_WANC (1 << 30) /* Auto-negotiation complete */
  36. #define WMC_WANR (1 << 29) /* Auto-negotiation restart */
  37. #define WMC_WANAP (1 << 28) /* Advertise Pause */
  38. #define WMC_WANA100F (1 << 27) /* Advertise 100 FDX */
  39. #define WMC_WANA100H (1 << 26) /* Advertise 100 HDX */
  40. #define WMC_WANA10F (1 << 25) /* Advertise 10 FDX */
  41. #define WMC_WANA10H (1 << 24) /* Advertise 10 HDX */
  42. #define WMC_WLS (1 << 23) /* Link status */
  43. #define WMC_WDS (1 << 22) /* Duplex status */
  44. #define WMC_WSS (1 << 21) /* Speed status */
  45. #define WMC_WLPP (1 << 20) /* Link Partner Pause */
  46. #define WMC_WLP100F (1 << 19) /* Link Partner 100 FDX */
  47. #define WMC_WLP100H (1 << 18) /* Link Partner 100 HDX */
  48. #define WMC_WLP10F (1 << 17) /* Link Partner 10 FDX */
  49. #define WMC_WLP10H (1 << 16) /* Link Partner 10 HDX */
  50. #define WMC_WAND (1 << 15) /* Auto-negotiation disable */
  51. #define WMC_WANF100 (1 << 14) /* Force 100 */
  52. #define WMC_WANFF (1 << 13) /* Force FDX */
  53. #define WMC_WLED1S (7 << 4) /* LED1 Select */
  54. #define WLED1S_SPEED (0 << 4)
  55. #define WLED1S_LINK (1 << 4)
  56. #define WLED1S_DUPLEX (2 << 4)
  57. #define WLED1S_COLLISION (3 << 4)
  58. #define WLED1S_ACTIVITY (4 << 4)
  59. #define WLED1S_FDX_COLLISION (5 << 4)
  60. #define WLED1S_LINK_ACTIVITY (6 << 4)
  61. #define WMC_WLED0S (7 << 0) /* LED0 Select */
  62. #define WLED0S_SPEED (0 << 0)
  63. #define WLED0S_LINK (1 << 0)
  64. #define WLED0S_DUPLEX (2 << 0)
  65. #define WLED0S_COLLISION (3 << 0)
  66. #define WLED0S_ACTIVITY (4 << 0)
  67. #define WLED0S_FDX_COLLISION (5 << 0)
  68. #define WLED0S_LINK_ACTIVITY (6 << 0)
  69. /* WAN PHY Power Management Register */
  70. #define WPPM_WLPBK (1 << 14) /* Local Loopback */
  71. #define WPPM_WRLPKB (1 << 13) /* Remove Loopback */
  72. #define WPPM_WPI (1 << 12) /* PHY isolate */
  73. #define WPPM_WFL (1 << 10) /* Force link */
  74. #define WPPM_MDIXS (1 << 9) /* MDIX Status */
  75. #define WPPM_FEF (1 << 8) /* Far End Fault */
  76. #define WPPM_AMDIXP (1 << 7) /* Auto MDIX Parameter */
  77. #define WPPM_TXDIS (1 << 6) /* Disable transmitter */
  78. #define WPPM_DFEF (1 << 5) /* Disable Far End Fault */
  79. #define WPPM_PD (1 << 4) /* Power Down */
  80. #define WPPM_DMDX (1 << 3) /* Disable Auto MDI/MDIX */
  81. #define WPPM_FMDX (1 << 2) /* Force MDIX */
  82. #define WPPM_LPBK (1 << 1) /* MAX Loopback */
  83. /* PHY Power Save Register */
  84. #define PPS_PPSM (1 << 0) /* PHY Power Save Mode */
  85. #endif