spear.h 2.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. /*
  2. * SPEAr3xx/6xx Machine family specific definition
  3. *
  4. * Copyright (C) 2009,2012 ST Microelectronics
  5. * Rajeev Kumar<rajeev-dlh.kumar@st.com>
  6. * Viresh Kumar <viresh.linux@gmail.com>
  7. *
  8. * This file is licensed under the terms of the GNU General Public
  9. * License version 2. This program is licensed "as is" without any
  10. * warranty of any kind, whether express or implied.
  11. */
  12. #ifndef __MACH_SPEAR_H
  13. #define __MACH_SPEAR_H
  14. #include <asm/memory.h>
  15. /* ICM1 - Low speed connection */
  16. #define SPEAR_ICM1_2_BASE UL(0xD0000000)
  17. #define VA_SPEAR_ICM1_2_BASE UL(0xFD000000)
  18. #define SPEAR_ICM1_UART_BASE UL(0xD0000000)
  19. #define VA_SPEAR_ICM1_UART_BASE (VA_SPEAR_ICM1_2_BASE | SPEAR_ICM1_UART_BASE)
  20. #define SPEAR3XX_ICM1_SSP_BASE UL(0xD0100000)
  21. /* ML-1, 2 - Multi Layer CPU Subsystem */
  22. #define SPEAR_ICM3_ML1_2_BASE UL(0xF0000000)
  23. #define VA_SPEAR6XX_ML_CPU_BASE UL(0xF0000000)
  24. /* ICM3 - Basic Subsystem */
  25. #define SPEAR_ICM3_SMI_CTRL_BASE UL(0xFC000000)
  26. #define VA_SPEAR_ICM3_SMI_CTRL_BASE UL(0xFC000000)
  27. #define SPEAR_ICM3_DMA_BASE UL(0xFC400000)
  28. #define SPEAR_ICM3_SYS_CTRL_BASE UL(0xFCA00000)
  29. #define VA_SPEAR_ICM3_SYS_CTRL_BASE (VA_SPEAR_ICM3_SMI_CTRL_BASE | SPEAR_ICM3_SYS_CTRL_BASE)
  30. #define SPEAR_ICM3_MISC_REG_BASE UL(0xFCA80000)
  31. #define VA_SPEAR_ICM3_MISC_REG_BASE (VA_SPEAR_ICM3_SMI_CTRL_BASE | SPEAR_ICM3_MISC_REG_BASE)
  32. /* Debug uart for linux, will be used for debug and uncompress messages */
  33. #define SPEAR_DBG_UART_BASE SPEAR_ICM1_UART_BASE
  34. #define VA_SPEAR_DBG_UART_BASE VA_SPEAR_ICM1_UART_BASE
  35. /* Sysctl base for spear platform */
  36. #define SPEAR_SYS_CTRL_BASE SPEAR_ICM3_SYS_CTRL_BASE
  37. #define VA_SPEAR_SYS_CTRL_BASE VA_SPEAR_ICM3_SYS_CTRL_BASE
  38. /* SPEAr320 Macros */
  39. #define SPEAR320_SOC_CONFIG_BASE UL(0xB3000000)
  40. #define VA_SPEAR320_SOC_CONFIG_BASE UL(0xFE000000)
  41. #define SPEAR320_CONTROL_REG IOMEM(VA_SPEAR320_SOC_CONFIG_BASE)
  42. #define SPEAR320_EXT_CTRL_REG IOMEM(VA_SPEAR320_SOC_CONFIG_BASE + 0x0018)
  43. #define SPEAR320_UARTX_PCLK_MASK 0x1
  44. #define SPEAR320_UART2_PCLK_SHIFT 8
  45. #define SPEAR320_UART3_PCLK_SHIFT 9
  46. #define SPEAR320_UART4_PCLK_SHIFT 10
  47. #define SPEAR320_UART5_PCLK_SHIFT 11
  48. #define SPEAR320_UART6_PCLK_SHIFT 12
  49. #define SPEAR320_RS485_PCLK_SHIFT 13
  50. #endif /* __MACH_SPEAR_H */