it913x.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453
  1. /*
  2. * ITE Tech IT9137 silicon tuner driver
  3. *
  4. * Copyright (C) 2011 Malcolm Priestley (tvboxspy@gmail.com)
  5. * IT9137 Copyright (C) ITE Tech Inc.
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; either version 2 of the License, or
  10. * (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. *
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.=
  21. */
  22. #include "it913x_priv.h"
  23. struct it913x_state {
  24. struct i2c_adapter *i2c_adap;
  25. u8 i2c_addr;
  26. u8 chip_ver;
  27. u8 tuner_type;
  28. u8 firmware_ver;
  29. u16 tun_xtal;
  30. u8 tun_fdiv;
  31. u8 tun_clk_mode;
  32. u32 tun_fn_min;
  33. };
  34. /* read multiple registers */
  35. static int it913x_rd_regs(struct it913x_state *state,
  36. u32 reg, u8 *data, u8 count)
  37. {
  38. int ret;
  39. u8 b[3];
  40. struct i2c_msg msg[2] = {
  41. { .addr = state->i2c_addr, .flags = 0,
  42. .buf = b, .len = sizeof(b) },
  43. { .addr = state->i2c_addr, .flags = I2C_M_RD,
  44. .buf = data, .len = count }
  45. };
  46. b[0] = (u8)(reg >> 16) & 0xff;
  47. b[1] = (u8)(reg >> 8) & 0xff;
  48. b[2] = (u8) reg & 0xff;
  49. b[0] |= 0x80; /* All reads from demodulator */
  50. ret = i2c_transfer(state->i2c_adap, msg, 2);
  51. return ret;
  52. }
  53. /* read single register */
  54. static int it913x_rd_reg(struct it913x_state *state, u32 reg)
  55. {
  56. int ret;
  57. u8 b[1];
  58. ret = it913x_rd_regs(state, reg, &b[0], sizeof(b));
  59. return (ret < 0) ? -ENODEV : b[0];
  60. }
  61. /* write multiple registers */
  62. static int it913x_wr_regs(struct it913x_state *state,
  63. u8 pro, u32 reg, u8 buf[], u8 count)
  64. {
  65. u8 b[256];
  66. struct i2c_msg msg[1] = {
  67. { .addr = state->i2c_addr, .flags = 0,
  68. .buf = b, .len = 3 + count }
  69. };
  70. int ret;
  71. b[0] = (u8)(reg >> 16) & 0xff;
  72. b[1] = (u8)(reg >> 8) & 0xff;
  73. b[2] = (u8) reg & 0xff;
  74. memcpy(&b[3], buf, count);
  75. if (pro == PRO_DMOD)
  76. b[0] |= 0x80;
  77. ret = i2c_transfer(state->i2c_adap, msg, 1);
  78. if (ret < 0)
  79. return -EIO;
  80. return 0;
  81. }
  82. /* write single register */
  83. static int it913x_wr_reg(struct it913x_state *state,
  84. u8 pro, u32 reg, u32 data)
  85. {
  86. int ret;
  87. u8 b[4];
  88. u8 s;
  89. b[0] = data >> 24;
  90. b[1] = (data >> 16) & 0xff;
  91. b[2] = (data >> 8) & 0xff;
  92. b[3] = data & 0xff;
  93. /* expand write as needed */
  94. if (data < 0x100)
  95. s = 3;
  96. else if (data < 0x1000)
  97. s = 2;
  98. else if (data < 0x100000)
  99. s = 1;
  100. else
  101. s = 0;
  102. ret = it913x_wr_regs(state, pro, reg, &b[s], sizeof(b) - s);
  103. return ret;
  104. }
  105. static int it913x_script_loader(struct it913x_state *state,
  106. struct it913xset *loadscript)
  107. {
  108. int ret, i;
  109. if (loadscript == NULL)
  110. return -EINVAL;
  111. for (i = 0; i < 1000; ++i) {
  112. if (loadscript[i].pro == 0xff)
  113. break;
  114. ret = it913x_wr_regs(state, loadscript[i].pro,
  115. loadscript[i].address,
  116. loadscript[i].reg, loadscript[i].count);
  117. if (ret < 0)
  118. return -ENODEV;
  119. }
  120. return 0;
  121. }
  122. static int it913x_init(struct dvb_frontend *fe)
  123. {
  124. struct it913x_state *state = fe->tuner_priv;
  125. int ret, i, reg;
  126. u8 val, nv_val;
  127. u8 nv[] = {48, 32, 24, 16, 12, 8, 6, 4, 2};
  128. u8 b[2];
  129. if (state->chip_ver == 2) {
  130. ret = it913x_wr_reg(state, PRO_DMOD, TRIGGER_OFSM, 0x1);
  131. if (ret < 0)
  132. return -ENODEV;
  133. }
  134. reg = it913x_rd_reg(state, 0xec86);
  135. switch (reg) {
  136. case 0:
  137. state->tun_clk_mode = reg;
  138. state->tun_xtal = 2000;
  139. state->tun_fdiv = 3;
  140. val = 16;
  141. break;
  142. case -ENODEV:
  143. return -ENODEV;
  144. case 1:
  145. default:
  146. state->tun_clk_mode = reg;
  147. state->tun_xtal = 640;
  148. state->tun_fdiv = 1;
  149. val = 6;
  150. break;
  151. }
  152. reg = it913x_rd_reg(state, 0xed03);
  153. if (reg < 0)
  154. return -ENODEV;
  155. else if (reg < ARRAY_SIZE(nv))
  156. nv_val = nv[reg];
  157. else
  158. nv_val = 2;
  159. for (i = 0; i < 50; i++) {
  160. ret = it913x_rd_regs(state, 0xed23, &b[0], sizeof(b));
  161. reg = (b[1] << 8) + b[0];
  162. if (reg > 0)
  163. break;
  164. if (ret < 0)
  165. return -ENODEV;
  166. udelay(2000);
  167. }
  168. state->tun_fn_min = state->tun_xtal * reg;
  169. state->tun_fn_min /= (state->tun_fdiv * nv_val);
  170. dev_dbg(&state->i2c_adap->dev, "%s: Tuner fn_min %d\n", __func__,
  171. state->tun_fn_min);
  172. if (state->chip_ver > 1)
  173. msleep(50);
  174. else {
  175. for (i = 0; i < 50; i++) {
  176. reg = it913x_rd_reg(state, 0xec82);
  177. if (reg > 0)
  178. break;
  179. if (reg < 0)
  180. return -ENODEV;
  181. udelay(2000);
  182. }
  183. }
  184. /* Power Up Tuner - common all versions */
  185. ret = it913x_wr_reg(state, PRO_DMOD, 0xec40, 0x1);
  186. ret |= it913x_wr_reg(state, PRO_DMOD, 0xfba8, 0x0);
  187. ret |= it913x_wr_reg(state, PRO_DMOD, 0xec57, 0x0);
  188. ret |= it913x_wr_reg(state, PRO_DMOD, 0xec58, 0x0);
  189. return it913x_wr_reg(state, PRO_DMOD, 0xed81, val);
  190. }
  191. static int it9137_set_params(struct dvb_frontend *fe)
  192. {
  193. struct it913x_state *state = fe->tuner_priv;
  194. struct it913xset *set_tuner = set_it9137_template;
  195. struct dtv_frontend_properties *p = &fe->dtv_property_cache;
  196. u32 bandwidth = p->bandwidth_hz;
  197. u32 frequency_m = p->frequency;
  198. int ret, reg;
  199. u32 frequency = frequency_m / 1000;
  200. u32 freq, temp_f, tmp;
  201. u16 iqik_m_cal;
  202. u16 n_div;
  203. u8 n;
  204. u8 l_band;
  205. u8 lna_band;
  206. u8 bw;
  207. if (state->firmware_ver == 1)
  208. set_tuner = set_it9135_template;
  209. else
  210. set_tuner = set_it9137_template;
  211. dev_dbg(&state->i2c_adap->dev, "%s: Tuner Frequency %d Bandwidth %d\n",
  212. __func__, frequency, bandwidth);
  213. if (frequency >= 51000 && frequency <= 440000) {
  214. l_band = 0;
  215. lna_band = 0;
  216. } else if (frequency > 440000 && frequency <= 484000) {
  217. l_band = 1;
  218. lna_band = 1;
  219. } else if (frequency > 484000 && frequency <= 533000) {
  220. l_band = 1;
  221. lna_band = 2;
  222. } else if (frequency > 533000 && frequency <= 587000) {
  223. l_band = 1;
  224. lna_band = 3;
  225. } else if (frequency > 587000 && frequency <= 645000) {
  226. l_band = 1;
  227. lna_band = 4;
  228. } else if (frequency > 645000 && frequency <= 710000) {
  229. l_band = 1;
  230. lna_band = 5;
  231. } else if (frequency > 710000 && frequency <= 782000) {
  232. l_band = 1;
  233. lna_band = 6;
  234. } else if (frequency > 782000 && frequency <= 860000) {
  235. l_band = 1;
  236. lna_band = 7;
  237. } else if (frequency > 1450000 && frequency <= 1492000) {
  238. l_band = 1;
  239. lna_band = 0;
  240. } else if (frequency > 1660000 && frequency <= 1685000) {
  241. l_band = 1;
  242. lna_band = 1;
  243. } else
  244. return -EINVAL;
  245. set_tuner[0].reg[0] = lna_band;
  246. switch (bandwidth) {
  247. case 5000000:
  248. bw = 0;
  249. break;
  250. case 6000000:
  251. bw = 2;
  252. break;
  253. case 7000000:
  254. bw = 4;
  255. break;
  256. default:
  257. case 8000000:
  258. bw = 6;
  259. break;
  260. }
  261. set_tuner[1].reg[0] = bw;
  262. set_tuner[2].reg[0] = 0xa0 | (l_band << 3);
  263. if (frequency > 53000 && frequency <= 74000) {
  264. n_div = 48;
  265. n = 0;
  266. } else if (frequency > 74000 && frequency <= 111000) {
  267. n_div = 32;
  268. n = 1;
  269. } else if (frequency > 111000 && frequency <= 148000) {
  270. n_div = 24;
  271. n = 2;
  272. } else if (frequency > 148000 && frequency <= 222000) {
  273. n_div = 16;
  274. n = 3;
  275. } else if (frequency > 222000 && frequency <= 296000) {
  276. n_div = 12;
  277. n = 4;
  278. } else if (frequency > 296000 && frequency <= 445000) {
  279. n_div = 8;
  280. n = 5;
  281. } else if (frequency > 445000 && frequency <= state->tun_fn_min) {
  282. n_div = 6;
  283. n = 6;
  284. } else if (frequency > state->tun_fn_min && frequency <= 950000) {
  285. n_div = 4;
  286. n = 7;
  287. } else if (frequency > 1450000 && frequency <= 1680000) {
  288. n_div = 2;
  289. n = 0;
  290. } else
  291. return -EINVAL;
  292. reg = it913x_rd_reg(state, 0xed81);
  293. iqik_m_cal = (u16)reg * n_div;
  294. if (reg < 0x20) {
  295. if (state->tun_clk_mode == 0)
  296. iqik_m_cal = (iqik_m_cal * 9) >> 5;
  297. else
  298. iqik_m_cal >>= 1;
  299. } else {
  300. iqik_m_cal = 0x40 - iqik_m_cal;
  301. if (state->tun_clk_mode == 0)
  302. iqik_m_cal = ~((iqik_m_cal * 9) >> 5);
  303. else
  304. iqik_m_cal = ~(iqik_m_cal >> 1);
  305. }
  306. temp_f = frequency * (u32)n_div * (u32)state->tun_fdiv;
  307. freq = temp_f / state->tun_xtal;
  308. tmp = freq * state->tun_xtal;
  309. if ((temp_f - tmp) >= (state->tun_xtal >> 1))
  310. freq++;
  311. freq += (u32) n << 13;
  312. /* Frequency OMEGA_IQIK_M_CAL_MID*/
  313. temp_f = freq + (u32)iqik_m_cal;
  314. set_tuner[3].reg[0] = temp_f & 0xff;
  315. set_tuner[4].reg[0] = (temp_f >> 8) & 0xff;
  316. dev_dbg(&state->i2c_adap->dev, "%s: High Frequency = %04x\n",
  317. __func__, temp_f);
  318. /* Lower frequency */
  319. set_tuner[5].reg[0] = freq & 0xff;
  320. set_tuner[6].reg[0] = (freq >> 8) & 0xff;
  321. dev_dbg(&state->i2c_adap->dev, "%s: low Frequency = %04x\n",
  322. __func__, freq);
  323. ret = it913x_script_loader(state, set_tuner);
  324. return (ret < 0) ? -ENODEV : 0;
  325. }
  326. /* Power sequence */
  327. /* Power Up Tuner on -> Frontend suspend off -> Tuner clk on */
  328. /* Power Down Frontend suspend on -> Tuner clk off -> Tuner off */
  329. static int it913x_sleep(struct dvb_frontend *fe)
  330. {
  331. struct it913x_state *state = fe->tuner_priv;
  332. return it913x_script_loader(state, it9137_tuner_off);
  333. }
  334. static int it913x_release(struct dvb_frontend *fe)
  335. {
  336. kfree(fe->tuner_priv);
  337. return 0;
  338. }
  339. static const struct dvb_tuner_ops it913x_tuner_ops = {
  340. .info = {
  341. .name = "ITE Tech IT913X",
  342. .frequency_min = 174000000,
  343. .frequency_max = 862000000,
  344. },
  345. .release = it913x_release,
  346. .init = it913x_init,
  347. .sleep = it913x_sleep,
  348. .set_params = it9137_set_params,
  349. };
  350. struct dvb_frontend *it913x_attach(struct dvb_frontend *fe,
  351. struct i2c_adapter *i2c_adap, u8 i2c_addr, u8 config)
  352. {
  353. struct it913x_state *state = NULL;
  354. /* allocate memory for the internal state */
  355. state = kzalloc(sizeof(struct it913x_state), GFP_KERNEL);
  356. if (state == NULL)
  357. return NULL;
  358. state->i2c_adap = i2c_adap;
  359. state->i2c_addr = i2c_addr;
  360. switch (config) {
  361. case AF9033_TUNER_IT9135_38:
  362. case AF9033_TUNER_IT9135_51:
  363. case AF9033_TUNER_IT9135_52:
  364. state->chip_ver = 0x01;
  365. break;
  366. case AF9033_TUNER_IT9135_60:
  367. case AF9033_TUNER_IT9135_61:
  368. case AF9033_TUNER_IT9135_62:
  369. state->chip_ver = 0x02;
  370. break;
  371. default:
  372. dev_dbg(&i2c_adap->dev,
  373. "%s: invalid config=%02x\n", __func__, config);
  374. goto error;
  375. }
  376. state->tuner_type = config;
  377. state->firmware_ver = 1;
  378. fe->tuner_priv = state;
  379. memcpy(&fe->ops.tuner_ops, &it913x_tuner_ops,
  380. sizeof(struct dvb_tuner_ops));
  381. dev_info(&i2c_adap->dev,
  382. "%s: ITE Tech IT913X successfully attached\n",
  383. KBUILD_MODNAME);
  384. dev_dbg(&i2c_adap->dev, "%s: config=%02x chip_ver=%02x\n",
  385. __func__, config, state->chip_ver);
  386. return fe;
  387. error:
  388. kfree(state);
  389. return NULL;
  390. }
  391. EXPORT_SYMBOL(it913x_attach);
  392. MODULE_DESCRIPTION("ITE Tech IT913X silicon tuner driver");
  393. MODULE_AUTHOR("Antti Palosaari <crope@iki.fi>");
  394. MODULE_LICENSE("GPL");