intel_panel.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460
  1. /*
  2. * Copyright © 2006-2010 Intel Corporation
  3. * Copyright (c) 2006 Dave Airlie <airlied@linux.ie>
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the "Software"),
  7. * to deal in the Software without restriction, including without limitation
  8. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  9. * and/or sell copies of the Software, and to permit persons to whom the
  10. * Software is furnished to do so, subject to the following conditions:
  11. *
  12. * The above copyright notice and this permission notice (including the next
  13. * paragraph) shall be included in all copies or substantial portions of the
  14. * Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  21. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  22. * DEALINGS IN THE SOFTWARE.
  23. *
  24. * Authors:
  25. * Eric Anholt <eric@anholt.net>
  26. * Dave Airlie <airlied@linux.ie>
  27. * Jesse Barnes <jesse.barnes@intel.com>
  28. * Chris Wilson <chris@chris-wilson.co.uk>
  29. */
  30. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  31. #include <linux/moduleparam.h>
  32. #include "intel_drv.h"
  33. #define PCI_LBPC 0xf4 /* legacy/combination backlight modes */
  34. void
  35. intel_fixed_panel_mode(struct drm_display_mode *fixed_mode,
  36. struct drm_display_mode *adjusted_mode)
  37. {
  38. adjusted_mode->hdisplay = fixed_mode->hdisplay;
  39. adjusted_mode->hsync_start = fixed_mode->hsync_start;
  40. adjusted_mode->hsync_end = fixed_mode->hsync_end;
  41. adjusted_mode->htotal = fixed_mode->htotal;
  42. adjusted_mode->vdisplay = fixed_mode->vdisplay;
  43. adjusted_mode->vsync_start = fixed_mode->vsync_start;
  44. adjusted_mode->vsync_end = fixed_mode->vsync_end;
  45. adjusted_mode->vtotal = fixed_mode->vtotal;
  46. adjusted_mode->clock = fixed_mode->clock;
  47. }
  48. /* adjusted_mode has been preset to be the panel's fixed mode */
  49. void
  50. intel_pch_panel_fitting(struct drm_device *dev,
  51. int fitting_mode,
  52. const struct drm_display_mode *mode,
  53. struct drm_display_mode *adjusted_mode)
  54. {
  55. struct drm_i915_private *dev_priv = dev->dev_private;
  56. int x, y, width, height;
  57. x = y = width = height = 0;
  58. /* Native modes don't need fitting */
  59. if (adjusted_mode->hdisplay == mode->hdisplay &&
  60. adjusted_mode->vdisplay == mode->vdisplay)
  61. goto done;
  62. switch (fitting_mode) {
  63. case DRM_MODE_SCALE_CENTER:
  64. width = mode->hdisplay;
  65. height = mode->vdisplay;
  66. x = (adjusted_mode->hdisplay - width + 1)/2;
  67. y = (adjusted_mode->vdisplay - height + 1)/2;
  68. break;
  69. case DRM_MODE_SCALE_ASPECT:
  70. /* Scale but preserve the aspect ratio */
  71. {
  72. u32 scaled_width = adjusted_mode->hdisplay * mode->vdisplay;
  73. u32 scaled_height = mode->hdisplay * adjusted_mode->vdisplay;
  74. if (scaled_width > scaled_height) { /* pillar */
  75. width = scaled_height / mode->vdisplay;
  76. if (width & 1)
  77. width++;
  78. x = (adjusted_mode->hdisplay - width + 1) / 2;
  79. y = 0;
  80. height = adjusted_mode->vdisplay;
  81. } else if (scaled_width < scaled_height) { /* letter */
  82. height = scaled_width / mode->hdisplay;
  83. if (height & 1)
  84. height++;
  85. y = (adjusted_mode->vdisplay - height + 1) / 2;
  86. x = 0;
  87. width = adjusted_mode->hdisplay;
  88. } else {
  89. x = y = 0;
  90. width = adjusted_mode->hdisplay;
  91. height = adjusted_mode->vdisplay;
  92. }
  93. }
  94. break;
  95. default:
  96. case DRM_MODE_SCALE_FULLSCREEN:
  97. x = y = 0;
  98. width = adjusted_mode->hdisplay;
  99. height = adjusted_mode->vdisplay;
  100. break;
  101. }
  102. done:
  103. dev_priv->pch_pf_pos = (x << 16) | y;
  104. dev_priv->pch_pf_size = (width << 16) | height;
  105. }
  106. static int is_backlight_combination_mode(struct drm_device *dev)
  107. {
  108. struct drm_i915_private *dev_priv = dev->dev_private;
  109. if (INTEL_INFO(dev)->gen >= 4)
  110. return I915_READ(BLC_PWM_CTL2) & BLM_COMBINATION_MODE;
  111. if (IS_GEN2(dev))
  112. return I915_READ(BLC_PWM_CTL) & BLM_LEGACY_MODE;
  113. return 0;
  114. }
  115. static u32 i915_read_blc_pwm_ctl(struct drm_i915_private *dev_priv)
  116. {
  117. u32 val;
  118. /* Restore the CTL value if it lost, e.g. GPU reset */
  119. if (HAS_PCH_SPLIT(dev_priv->dev)) {
  120. val = I915_READ(BLC_PWM_PCH_CTL2);
  121. if (dev_priv->saveBLC_PWM_CTL2 == 0) {
  122. dev_priv->saveBLC_PWM_CTL2 = val;
  123. } else if (val == 0) {
  124. I915_WRITE(BLC_PWM_PCH_CTL2,
  125. dev_priv->saveBLC_PWM_CTL2);
  126. val = dev_priv->saveBLC_PWM_CTL2;
  127. }
  128. } else {
  129. val = I915_READ(BLC_PWM_CTL);
  130. if (dev_priv->saveBLC_PWM_CTL == 0) {
  131. dev_priv->saveBLC_PWM_CTL = val;
  132. dev_priv->saveBLC_PWM_CTL2 = I915_READ(BLC_PWM_CTL2);
  133. } else if (val == 0) {
  134. I915_WRITE(BLC_PWM_CTL,
  135. dev_priv->saveBLC_PWM_CTL);
  136. I915_WRITE(BLC_PWM_CTL2,
  137. dev_priv->saveBLC_PWM_CTL2);
  138. val = dev_priv->saveBLC_PWM_CTL;
  139. }
  140. }
  141. return val;
  142. }
  143. u32 intel_panel_get_max_backlight(struct drm_device *dev)
  144. {
  145. struct drm_i915_private *dev_priv = dev->dev_private;
  146. u32 max;
  147. max = i915_read_blc_pwm_ctl(dev_priv);
  148. if (max == 0) {
  149. /* XXX add code here to query mode clock or hardware clock
  150. * and program max PWM appropriately.
  151. */
  152. pr_warn_once("fixme: max PWM is zero\n");
  153. return 1;
  154. }
  155. if (HAS_PCH_SPLIT(dev)) {
  156. max >>= 16;
  157. } else {
  158. if (INTEL_INFO(dev)->gen < 4)
  159. max >>= 17;
  160. else
  161. max >>= 16;
  162. if (is_backlight_combination_mode(dev))
  163. max *= 0xff;
  164. }
  165. DRM_DEBUG_DRIVER("max backlight PWM = %d\n", max);
  166. return max;
  167. }
  168. static int i915_panel_invert_brightness;
  169. MODULE_PARM_DESC(invert_brightness, "Invert backlight brightness "
  170. "(-1 force normal, 0 machine defaults, 1 force inversion), please "
  171. "report PCI device ID, subsystem vendor and subsystem device ID "
  172. "to dri-devel@lists.freedesktop.org, if your machine needs it. "
  173. "It will then be included in an upcoming module version.");
  174. module_param_named(invert_brightness, i915_panel_invert_brightness, int, 0600);
  175. static u32 intel_panel_compute_brightness(struct drm_device *dev, u32 val)
  176. {
  177. struct drm_i915_private *dev_priv = dev->dev_private;
  178. if (i915_panel_invert_brightness < 0)
  179. return val;
  180. if (i915_panel_invert_brightness > 0 ||
  181. dev_priv->quirks & QUIRK_INVERT_BRIGHTNESS)
  182. return intel_panel_get_max_backlight(dev) - val;
  183. return val;
  184. }
  185. static u32 intel_panel_get_backlight(struct drm_device *dev)
  186. {
  187. struct drm_i915_private *dev_priv = dev->dev_private;
  188. u32 val;
  189. if (HAS_PCH_SPLIT(dev)) {
  190. val = I915_READ(BLC_PWM_CPU_CTL) & BACKLIGHT_DUTY_CYCLE_MASK;
  191. } else {
  192. val = I915_READ(BLC_PWM_CTL) & BACKLIGHT_DUTY_CYCLE_MASK;
  193. if (INTEL_INFO(dev)->gen < 4)
  194. val >>= 1;
  195. if (is_backlight_combination_mode(dev)) {
  196. u8 lbpc;
  197. pci_read_config_byte(dev->pdev, PCI_LBPC, &lbpc);
  198. val *= lbpc;
  199. }
  200. }
  201. val = intel_panel_compute_brightness(dev, val);
  202. DRM_DEBUG_DRIVER("get backlight PWM = %d\n", val);
  203. return val;
  204. }
  205. static void intel_pch_panel_set_backlight(struct drm_device *dev, u32 level)
  206. {
  207. struct drm_i915_private *dev_priv = dev->dev_private;
  208. u32 val = I915_READ(BLC_PWM_CPU_CTL) & ~BACKLIGHT_DUTY_CYCLE_MASK;
  209. I915_WRITE(BLC_PWM_CPU_CTL, val | level);
  210. }
  211. static void intel_panel_actually_set_backlight(struct drm_device *dev, u32 level)
  212. {
  213. struct drm_i915_private *dev_priv = dev->dev_private;
  214. u32 tmp;
  215. DRM_DEBUG_DRIVER("set backlight PWM = %d\n", level);
  216. level = intel_panel_compute_brightness(dev, level);
  217. if (HAS_PCH_SPLIT(dev))
  218. return intel_pch_panel_set_backlight(dev, level);
  219. if (is_backlight_combination_mode(dev)) {
  220. u32 max = intel_panel_get_max_backlight(dev);
  221. u8 lbpc;
  222. lbpc = level * 0xfe / max + 1;
  223. level /= lbpc;
  224. pci_write_config_byte(dev->pdev, PCI_LBPC, lbpc);
  225. }
  226. tmp = I915_READ(BLC_PWM_CTL);
  227. if (INTEL_INFO(dev)->gen < 4)
  228. level <<= 1;
  229. tmp &= ~BACKLIGHT_DUTY_CYCLE_MASK;
  230. I915_WRITE(BLC_PWM_CTL, tmp | level);
  231. }
  232. void intel_panel_set_backlight(struct drm_device *dev, u32 level)
  233. {
  234. struct drm_i915_private *dev_priv = dev->dev_private;
  235. dev_priv->backlight_level = level;
  236. if (dev_priv->backlight_enabled)
  237. intel_panel_actually_set_backlight(dev, level);
  238. }
  239. void intel_panel_disable_backlight(struct drm_device *dev)
  240. {
  241. struct drm_i915_private *dev_priv = dev->dev_private;
  242. dev_priv->backlight_enabled = false;
  243. intel_panel_actually_set_backlight(dev, 0);
  244. if (INTEL_INFO(dev)->gen >= 4) {
  245. uint32_t reg, tmp;
  246. reg = HAS_PCH_SPLIT(dev) ? BLC_PWM_CPU_CTL2 : BLC_PWM_CTL2;
  247. I915_WRITE(reg, I915_READ(reg) & ~BLM_PWM_ENABLE);
  248. if (HAS_PCH_SPLIT(dev)) {
  249. tmp = I915_READ(BLC_PWM_PCH_CTL1);
  250. tmp &= ~BLM_PCH_PWM_ENABLE;
  251. I915_WRITE(BLC_PWM_PCH_CTL1, tmp);
  252. }
  253. }
  254. }
  255. void intel_panel_enable_backlight(struct drm_device *dev,
  256. enum pipe pipe)
  257. {
  258. struct drm_i915_private *dev_priv = dev->dev_private;
  259. if (dev_priv->backlight_level == 0)
  260. dev_priv->backlight_level = intel_panel_get_max_backlight(dev);
  261. if (INTEL_INFO(dev)->gen >= 4) {
  262. uint32_t reg, tmp;
  263. reg = HAS_PCH_SPLIT(dev) ? BLC_PWM_CPU_CTL2 : BLC_PWM_CTL2;
  264. tmp = I915_READ(reg);
  265. /* Note that this can also get called through dpms changes. And
  266. * we don't track the backlight dpms state, hence check whether
  267. * we have to do anything first. */
  268. if (tmp & BLM_PWM_ENABLE)
  269. goto set_level;
  270. if (dev_priv->num_pipe == 3)
  271. tmp &= ~BLM_PIPE_SELECT_IVB;
  272. else
  273. tmp &= ~BLM_PIPE_SELECT;
  274. tmp |= BLM_PIPE(pipe);
  275. tmp &= ~BLM_PWM_ENABLE;
  276. I915_WRITE(reg, tmp);
  277. POSTING_READ(reg);
  278. I915_WRITE(reg, tmp | BLM_PWM_ENABLE);
  279. if (HAS_PCH_SPLIT(dev)) {
  280. tmp = I915_READ(BLC_PWM_PCH_CTL1);
  281. tmp |= BLM_PCH_PWM_ENABLE;
  282. tmp &= ~BLM_PCH_OVERRIDE_ENABLE;
  283. I915_WRITE(BLC_PWM_PCH_CTL1, tmp);
  284. }
  285. }
  286. set_level:
  287. /* Call below after setting BLC_PWM_CPU_CTL2 and BLC_PWM_PCH_CTL1.
  288. * BLC_PWM_CPU_CTL may be cleared to zero automatically when these
  289. * registers are set.
  290. */
  291. dev_priv->backlight_enabled = true;
  292. intel_panel_actually_set_backlight(dev, dev_priv->backlight_level);
  293. }
  294. static void intel_panel_init_backlight(struct drm_device *dev)
  295. {
  296. struct drm_i915_private *dev_priv = dev->dev_private;
  297. dev_priv->backlight_level = intel_panel_get_backlight(dev);
  298. dev_priv->backlight_enabled = dev_priv->backlight_level != 0;
  299. }
  300. enum drm_connector_status
  301. intel_panel_detect(struct drm_device *dev)
  302. {
  303. #if 0
  304. struct drm_i915_private *dev_priv = dev->dev_private;
  305. #endif
  306. if (i915_panel_ignore_lid)
  307. return i915_panel_ignore_lid > 0 ?
  308. connector_status_connected :
  309. connector_status_disconnected;
  310. /* opregion lid state on HP 2540p is wrong at boot up,
  311. * appears to be either the BIOS or Linux ACPI fault */
  312. #if 0
  313. /* Assume that the BIOS does not lie through the OpRegion... */
  314. if (dev_priv->opregion.lid_state)
  315. return ioread32(dev_priv->opregion.lid_state) & 0x1 ?
  316. connector_status_connected :
  317. connector_status_disconnected;
  318. #endif
  319. return connector_status_unknown;
  320. }
  321. #ifdef CONFIG_BACKLIGHT_CLASS_DEVICE
  322. static int intel_panel_update_status(struct backlight_device *bd)
  323. {
  324. struct drm_device *dev = bl_get_data(bd);
  325. intel_panel_set_backlight(dev, bd->props.brightness);
  326. return 0;
  327. }
  328. static int intel_panel_get_brightness(struct backlight_device *bd)
  329. {
  330. struct drm_device *dev = bl_get_data(bd);
  331. struct drm_i915_private *dev_priv = dev->dev_private;
  332. return dev_priv->backlight_level;
  333. }
  334. static const struct backlight_ops intel_panel_bl_ops = {
  335. .update_status = intel_panel_update_status,
  336. .get_brightness = intel_panel_get_brightness,
  337. };
  338. int intel_panel_setup_backlight(struct drm_device *dev)
  339. {
  340. struct drm_i915_private *dev_priv = dev->dev_private;
  341. struct backlight_properties props;
  342. struct drm_connector *connector;
  343. intel_panel_init_backlight(dev);
  344. if (dev_priv->int_lvds_connector)
  345. connector = dev_priv->int_lvds_connector;
  346. else if (dev_priv->int_edp_connector)
  347. connector = dev_priv->int_edp_connector;
  348. else
  349. return -ENODEV;
  350. memset(&props, 0, sizeof(props));
  351. props.type = BACKLIGHT_RAW;
  352. props.max_brightness = intel_panel_get_max_backlight(dev);
  353. dev_priv->backlight =
  354. backlight_device_register("intel_backlight",
  355. &connector->kdev, dev,
  356. &intel_panel_bl_ops, &props);
  357. if (IS_ERR(dev_priv->backlight)) {
  358. DRM_ERROR("Failed to register backlight: %ld\n",
  359. PTR_ERR(dev_priv->backlight));
  360. dev_priv->backlight = NULL;
  361. return -ENODEV;
  362. }
  363. dev_priv->backlight->props.brightness = intel_panel_get_backlight(dev);
  364. return 0;
  365. }
  366. void intel_panel_destroy_backlight(struct drm_device *dev)
  367. {
  368. struct drm_i915_private *dev_priv = dev->dev_private;
  369. if (dev_priv->backlight)
  370. backlight_device_unregister(dev_priv->backlight);
  371. }
  372. #else
  373. int intel_panel_setup_backlight(struct drm_device *dev)
  374. {
  375. intel_panel_init_backlight(dev);
  376. return 0;
  377. }
  378. void intel_panel_destroy_backlight(struct drm_device *dev)
  379. {
  380. return;
  381. }
  382. #endif