s5m8767.c 20 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790
  1. /*
  2. * s5m8767.c
  3. *
  4. * Copyright (c) 2011 Samsung Electronics Co., Ltd
  5. * http://www.samsung.com
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License as published by the
  9. * Free Software Foundation; either version 2 of the License, or (at your
  10. * option) any later version.
  11. *
  12. */
  13. #include <linux/bug.h>
  14. #include <linux/delay.h>
  15. #include <linux/err.h>
  16. #include <linux/gpio.h>
  17. #include <linux/slab.h>
  18. #include <linux/module.h>
  19. #include <linux/platform_device.h>
  20. #include <linux/regulator/driver.h>
  21. #include <linux/regulator/machine.h>
  22. #include <linux/mfd/s5m87xx/s5m-core.h>
  23. #include <linux/mfd/s5m87xx/s5m-pmic.h>
  24. struct s5m8767_info {
  25. struct device *dev;
  26. struct s5m87xx_dev *iodev;
  27. int num_regulators;
  28. struct regulator_dev **rdev;
  29. struct s5m_opmode_data *opmode;
  30. int ramp_delay;
  31. bool buck2_ramp;
  32. bool buck3_ramp;
  33. bool buck4_ramp;
  34. bool buck2_gpiodvs;
  35. bool buck3_gpiodvs;
  36. bool buck4_gpiodvs;
  37. u8 buck2_vol[8];
  38. u8 buck3_vol[8];
  39. u8 buck4_vol[8];
  40. int buck_gpios[3];
  41. int buck_gpioindex;
  42. };
  43. struct s5m_voltage_desc {
  44. int max;
  45. int min;
  46. int step;
  47. };
  48. static const struct s5m_voltage_desc buck_voltage_val1 = {
  49. .max = 2225000,
  50. .min = 650000,
  51. .step = 6250,
  52. };
  53. static const struct s5m_voltage_desc buck_voltage_val2 = {
  54. .max = 1600000,
  55. .min = 600000,
  56. .step = 6250,
  57. };
  58. static const struct s5m_voltage_desc buck_voltage_val3 = {
  59. .max = 3000000,
  60. .min = 750000,
  61. .step = 12500,
  62. };
  63. static const struct s5m_voltage_desc ldo_voltage_val1 = {
  64. .max = 3950000,
  65. .min = 800000,
  66. .step = 50000,
  67. };
  68. static const struct s5m_voltage_desc ldo_voltage_val2 = {
  69. .max = 2375000,
  70. .min = 800000,
  71. .step = 25000,
  72. };
  73. static const struct s5m_voltage_desc *reg_voltage_map[] = {
  74. [S5M8767_LDO1] = &ldo_voltage_val2,
  75. [S5M8767_LDO2] = &ldo_voltage_val2,
  76. [S5M8767_LDO3] = &ldo_voltage_val1,
  77. [S5M8767_LDO4] = &ldo_voltage_val1,
  78. [S5M8767_LDO5] = &ldo_voltage_val1,
  79. [S5M8767_LDO6] = &ldo_voltage_val2,
  80. [S5M8767_LDO7] = &ldo_voltage_val2,
  81. [S5M8767_LDO8] = &ldo_voltage_val2,
  82. [S5M8767_LDO9] = &ldo_voltage_val1,
  83. [S5M8767_LDO10] = &ldo_voltage_val1,
  84. [S5M8767_LDO11] = &ldo_voltage_val1,
  85. [S5M8767_LDO12] = &ldo_voltage_val1,
  86. [S5M8767_LDO13] = &ldo_voltage_val1,
  87. [S5M8767_LDO14] = &ldo_voltage_val1,
  88. [S5M8767_LDO15] = &ldo_voltage_val2,
  89. [S5M8767_LDO16] = &ldo_voltage_val1,
  90. [S5M8767_LDO17] = &ldo_voltage_val1,
  91. [S5M8767_LDO18] = &ldo_voltage_val1,
  92. [S5M8767_LDO19] = &ldo_voltage_val1,
  93. [S5M8767_LDO20] = &ldo_voltage_val1,
  94. [S5M8767_LDO21] = &ldo_voltage_val1,
  95. [S5M8767_LDO22] = &ldo_voltage_val1,
  96. [S5M8767_LDO23] = &ldo_voltage_val1,
  97. [S5M8767_LDO24] = &ldo_voltage_val1,
  98. [S5M8767_LDO25] = &ldo_voltage_val1,
  99. [S5M8767_LDO26] = &ldo_voltage_val1,
  100. [S5M8767_LDO27] = &ldo_voltage_val1,
  101. [S5M8767_LDO28] = &ldo_voltage_val1,
  102. [S5M8767_BUCK1] = &buck_voltage_val1,
  103. [S5M8767_BUCK2] = &buck_voltage_val2,
  104. [S5M8767_BUCK3] = &buck_voltage_val2,
  105. [S5M8767_BUCK4] = &buck_voltage_val2,
  106. [S5M8767_BUCK5] = &buck_voltage_val1,
  107. [S5M8767_BUCK6] = &buck_voltage_val1,
  108. [S5M8767_BUCK7] = NULL,
  109. [S5M8767_BUCK8] = NULL,
  110. [S5M8767_BUCK9] = &buck_voltage_val3,
  111. };
  112. static int s5m8767_list_voltage(struct regulator_dev *rdev,
  113. unsigned int selector)
  114. {
  115. const struct s5m_voltage_desc *desc;
  116. int reg_id = rdev_get_id(rdev);
  117. int val;
  118. if (reg_id >= ARRAY_SIZE(reg_voltage_map) || reg_id < 0)
  119. return -EINVAL;
  120. desc = reg_voltage_map[reg_id];
  121. if (desc == NULL)
  122. return -EINVAL;
  123. val = desc->min + desc->step * selector;
  124. if (val > desc->max)
  125. return -EINVAL;
  126. return val;
  127. }
  128. unsigned int s5m8767_opmode_reg[][4] = {
  129. /* {OFF, ON, LOWPOWER, SUSPEND} */
  130. /* LDO1 ... LDO28 */
  131. {0x0, 0x3, 0x2, 0x1}, /* LDO1 */
  132. {0x0, 0x3, 0x2, 0x1},
  133. {0x0, 0x3, 0x2, 0x1},
  134. {0x0, 0x0, 0x0, 0x0},
  135. {0x0, 0x3, 0x2, 0x1}, /* LDO5 */
  136. {0x0, 0x3, 0x2, 0x1},
  137. {0x0, 0x3, 0x2, 0x1},
  138. {0x0, 0x3, 0x2, 0x1},
  139. {0x0, 0x3, 0x2, 0x1},
  140. {0x0, 0x3, 0x2, 0x1}, /* LDO10 */
  141. {0x0, 0x3, 0x2, 0x1},
  142. {0x0, 0x3, 0x2, 0x1},
  143. {0x0, 0x3, 0x2, 0x1},
  144. {0x0, 0x3, 0x2, 0x1},
  145. {0x0, 0x3, 0x2, 0x1}, /* LDO15 */
  146. {0x0, 0x3, 0x2, 0x1},
  147. {0x0, 0x3, 0x2, 0x1},
  148. {0x0, 0x0, 0x0, 0x0},
  149. {0x0, 0x3, 0x2, 0x1},
  150. {0x0, 0x3, 0x2, 0x1}, /* LDO20 */
  151. {0x0, 0x3, 0x2, 0x1},
  152. {0x0, 0x3, 0x2, 0x1},
  153. {0x0, 0x0, 0x0, 0x0},
  154. {0x0, 0x3, 0x2, 0x1},
  155. {0x0, 0x3, 0x2, 0x1}, /* LDO25 */
  156. {0x0, 0x3, 0x2, 0x1},
  157. {0x0, 0x3, 0x2, 0x1},
  158. {0x0, 0x3, 0x2, 0x1}, /* LDO28 */
  159. /* BUCK1 ... BUCK9 */
  160. {0x0, 0x3, 0x1, 0x1}, /* BUCK1 */
  161. {0x0, 0x3, 0x1, 0x1},
  162. {0x0, 0x3, 0x1, 0x1},
  163. {0x0, 0x3, 0x1, 0x1},
  164. {0x0, 0x3, 0x2, 0x1}, /* BUCK5 */
  165. {0x0, 0x3, 0x1, 0x1},
  166. {0x0, 0x3, 0x1, 0x1},
  167. {0x0, 0x3, 0x1, 0x1},
  168. {0x0, 0x3, 0x1, 0x1}, /* BUCK9 */
  169. };
  170. static int s5m8767_get_register(struct regulator_dev *rdev, int *reg,
  171. int *enable_ctrl)
  172. {
  173. int reg_id = rdev_get_id(rdev);
  174. unsigned int mode;
  175. struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
  176. switch (reg_id) {
  177. case S5M8767_LDO1 ... S5M8767_LDO2:
  178. *reg = S5M8767_REG_LDO1CTRL + (reg_id - S5M8767_LDO1);
  179. break;
  180. case S5M8767_LDO3 ... S5M8767_LDO28:
  181. *reg = S5M8767_REG_LDO3CTRL + (reg_id - S5M8767_LDO3);
  182. break;
  183. case S5M8767_BUCK1:
  184. *reg = S5M8767_REG_BUCK1CTRL1;
  185. break;
  186. case S5M8767_BUCK2 ... S5M8767_BUCK4:
  187. *reg = S5M8767_REG_BUCK2CTRL + (reg_id - S5M8767_BUCK2) * 9;
  188. break;
  189. case S5M8767_BUCK5:
  190. *reg = S5M8767_REG_BUCK5CTRL1;
  191. break;
  192. case S5M8767_BUCK6 ... S5M8767_BUCK9:
  193. *reg = S5M8767_REG_BUCK6CTRL1 + (reg_id - S5M8767_BUCK6) * 2;
  194. break;
  195. default:
  196. return -EINVAL;
  197. }
  198. mode = s5m8767->opmode[reg_id].mode;
  199. *enable_ctrl = s5m8767_opmode_reg[reg_id][mode] << S5M8767_ENCTRL_SHIFT;
  200. return 0;
  201. }
  202. static int s5m8767_reg_is_enabled(struct regulator_dev *rdev)
  203. {
  204. struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
  205. int ret, reg;
  206. int mask = 0xc0, enable_ctrl;
  207. u8 val;
  208. ret = s5m8767_get_register(rdev, &reg, &enable_ctrl);
  209. if (ret == -EINVAL)
  210. return 1;
  211. else if (ret)
  212. return ret;
  213. ret = s5m_reg_read(s5m8767->iodev, reg, &val);
  214. if (ret)
  215. return ret;
  216. return (val & mask) == enable_ctrl;
  217. }
  218. static int s5m8767_reg_enable(struct regulator_dev *rdev)
  219. {
  220. struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
  221. int ret, reg;
  222. int mask = 0xc0, enable_ctrl;
  223. ret = s5m8767_get_register(rdev, &reg, &enable_ctrl);
  224. if (ret)
  225. return ret;
  226. return s5m_reg_update(s5m8767->iodev, reg, enable_ctrl, mask);
  227. }
  228. static int s5m8767_reg_disable(struct regulator_dev *rdev)
  229. {
  230. struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
  231. int ret, reg;
  232. int mask = 0xc0, enable_ctrl;
  233. ret = s5m8767_get_register(rdev, &reg, &enable_ctrl);
  234. if (ret)
  235. return ret;
  236. return s5m_reg_update(s5m8767->iodev, reg, ~mask, mask);
  237. }
  238. static int s5m8767_get_voltage_register(struct regulator_dev *rdev, int *_reg)
  239. {
  240. struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
  241. int reg_id = rdev_get_id(rdev);
  242. int reg;
  243. switch (reg_id) {
  244. case S5M8767_LDO1 ... S5M8767_LDO2:
  245. reg = S5M8767_REG_LDO1CTRL + (reg_id - S5M8767_LDO1);
  246. break;
  247. case S5M8767_LDO3 ... S5M8767_LDO28:
  248. reg = S5M8767_REG_LDO3CTRL + (reg_id - S5M8767_LDO3);
  249. break;
  250. case S5M8767_BUCK1:
  251. reg = S5M8767_REG_BUCK1CTRL2;
  252. break;
  253. case S5M8767_BUCK2:
  254. reg = S5M8767_REG_BUCK2DVS1;
  255. if (s5m8767->buck2_gpiodvs)
  256. reg += s5m8767->buck_gpioindex;
  257. break;
  258. case S5M8767_BUCK3:
  259. reg = S5M8767_REG_BUCK3DVS1;
  260. if (s5m8767->buck3_gpiodvs)
  261. reg += s5m8767->buck_gpioindex;
  262. break;
  263. case S5M8767_BUCK4:
  264. reg = S5M8767_REG_BUCK4DVS1;
  265. if (s5m8767->buck4_gpiodvs)
  266. reg += s5m8767->buck_gpioindex;
  267. break;
  268. case S5M8767_BUCK5:
  269. reg = S5M8767_REG_BUCK5CTRL2;
  270. break;
  271. case S5M8767_BUCK6 ... S5M8767_BUCK9:
  272. reg = S5M8767_REG_BUCK6CTRL2 + (reg_id - S5M8767_BUCK6) * 2;
  273. break;
  274. default:
  275. return -EINVAL;
  276. }
  277. *_reg = reg;
  278. return 0;
  279. }
  280. static int s5m8767_get_voltage_sel(struct regulator_dev *rdev)
  281. {
  282. struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
  283. int reg, mask, ret;
  284. int reg_id = rdev_get_id(rdev);
  285. u8 val;
  286. ret = s5m8767_get_voltage_register(rdev, &reg);
  287. if (ret)
  288. return ret;
  289. mask = (reg_id < S5M8767_BUCK1) ? 0x3f : 0xff;
  290. ret = s5m_reg_read(s5m8767->iodev, reg, &val);
  291. if (ret)
  292. return ret;
  293. val &= mask;
  294. return val;
  295. }
  296. static int s5m8767_convert_voltage_to_sel(
  297. const struct s5m_voltage_desc *desc,
  298. int min_vol, int max_vol)
  299. {
  300. int selector = 0;
  301. if (desc == NULL)
  302. return -EINVAL;
  303. if (max_vol < desc->min || min_vol > desc->max)
  304. return -EINVAL;
  305. selector = (min_vol - desc->min) / desc->step;
  306. if (desc->min + desc->step * selector > max_vol)
  307. return -EINVAL;
  308. return selector;
  309. }
  310. static inline void s5m8767_set_high(struct s5m8767_info *s5m8767)
  311. {
  312. int temp_index = s5m8767->buck_gpioindex;
  313. gpio_set_value(s5m8767->buck_gpios[0], (temp_index >> 2) & 0x1);
  314. gpio_set_value(s5m8767->buck_gpios[1], (temp_index >> 1) & 0x1);
  315. gpio_set_value(s5m8767->buck_gpios[2], temp_index & 0x1);
  316. }
  317. static inline void s5m8767_set_low(struct s5m8767_info *s5m8767)
  318. {
  319. int temp_index = s5m8767->buck_gpioindex;
  320. gpio_set_value(s5m8767->buck_gpios[2], temp_index & 0x1);
  321. gpio_set_value(s5m8767->buck_gpios[1], (temp_index >> 1) & 0x1);
  322. gpio_set_value(s5m8767->buck_gpios[0], (temp_index >> 2) & 0x1);
  323. }
  324. static int s5m8767_set_voltage(struct regulator_dev *rdev,
  325. int min_uV, int max_uV, unsigned *selector)
  326. {
  327. struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
  328. const struct s5m_voltage_desc *desc;
  329. int reg_id = rdev_get_id(rdev);
  330. int sel, reg, mask, ret = 0, old_index, index = 0;
  331. u8 val;
  332. u8 *buck234_vol = NULL;
  333. switch (reg_id) {
  334. case S5M8767_LDO1 ... S5M8767_LDO28:
  335. mask = 0x3f;
  336. break;
  337. case S5M8767_BUCK1 ... S5M8767_BUCK6:
  338. mask = 0xff;
  339. if (reg_id == S5M8767_BUCK2 && s5m8767->buck2_gpiodvs)
  340. buck234_vol = &s5m8767->buck2_vol[0];
  341. else if (reg_id == S5M8767_BUCK3 && s5m8767->buck3_gpiodvs)
  342. buck234_vol = &s5m8767->buck3_vol[0];
  343. else if (reg_id == S5M8767_BUCK4 && s5m8767->buck4_gpiodvs)
  344. buck234_vol = &s5m8767->buck4_vol[0];
  345. break;
  346. case S5M8767_BUCK7 ... S5M8767_BUCK8:
  347. return -EINVAL;
  348. case S5M8767_BUCK9:
  349. mask = 0xff;
  350. break;
  351. default:
  352. return -EINVAL;
  353. }
  354. desc = reg_voltage_map[reg_id];
  355. sel = s5m8767_convert_voltage_to_sel(desc, min_uV, max_uV);
  356. if (sel < 0)
  357. return sel;
  358. /* buck234_vol != NULL means to control buck234 voltage via DVS GPIO */
  359. if (buck234_vol) {
  360. while (*buck234_vol != sel) {
  361. buck234_vol++;
  362. index++;
  363. }
  364. old_index = s5m8767->buck_gpioindex;
  365. s5m8767->buck_gpioindex = index;
  366. if (index > old_index)
  367. s5m8767_set_high(s5m8767);
  368. else
  369. s5m8767_set_low(s5m8767);
  370. } else {
  371. ret = s5m8767_get_voltage_register(rdev, &reg);
  372. if (ret)
  373. return ret;
  374. s5m_reg_read(s5m8767->iodev, reg, &val);
  375. val = (val & ~mask) | sel;
  376. ret = s5m_reg_write(s5m8767->iodev, reg, val);
  377. }
  378. *selector = sel;
  379. return ret;
  380. }
  381. static int s5m8767_set_voltage_time_sel(struct regulator_dev *rdev,
  382. unsigned int old_sel,
  383. unsigned int new_sel)
  384. {
  385. struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
  386. const struct s5m_voltage_desc *desc;
  387. int reg_id = rdev_get_id(rdev);
  388. desc = reg_voltage_map[reg_id];
  389. if (old_sel < new_sel)
  390. return DIV_ROUND_UP(desc->step * (new_sel - old_sel),
  391. s5m8767->ramp_delay * 1000);
  392. return 0;
  393. }
  394. static struct regulator_ops s5m8767_ops = {
  395. .list_voltage = s5m8767_list_voltage,
  396. .is_enabled = s5m8767_reg_is_enabled,
  397. .enable = s5m8767_reg_enable,
  398. .disable = s5m8767_reg_disable,
  399. .get_voltage_sel = s5m8767_get_voltage_sel,
  400. .set_voltage = s5m8767_set_voltage,
  401. .set_voltage_time_sel = s5m8767_set_voltage_time_sel,
  402. };
  403. #define regulator_desc_ldo(num) { \
  404. .name = "LDO"#num, \
  405. .id = S5M8767_LDO##num, \
  406. .ops = &s5m8767_ops, \
  407. .type = REGULATOR_VOLTAGE, \
  408. .owner = THIS_MODULE, \
  409. }
  410. #define regulator_desc_buck(num) { \
  411. .name = "BUCK"#num, \
  412. .id = S5M8767_BUCK##num, \
  413. .ops = &s5m8767_ops, \
  414. .type = REGULATOR_VOLTAGE, \
  415. .owner = THIS_MODULE, \
  416. }
  417. static struct regulator_desc regulators[] = {
  418. regulator_desc_ldo(1),
  419. regulator_desc_ldo(2),
  420. regulator_desc_ldo(3),
  421. regulator_desc_ldo(4),
  422. regulator_desc_ldo(5),
  423. regulator_desc_ldo(6),
  424. regulator_desc_ldo(7),
  425. regulator_desc_ldo(8),
  426. regulator_desc_ldo(9),
  427. regulator_desc_ldo(10),
  428. regulator_desc_ldo(11),
  429. regulator_desc_ldo(12),
  430. regulator_desc_ldo(13),
  431. regulator_desc_ldo(14),
  432. regulator_desc_ldo(15),
  433. regulator_desc_ldo(16),
  434. regulator_desc_ldo(17),
  435. regulator_desc_ldo(18),
  436. regulator_desc_ldo(19),
  437. regulator_desc_ldo(20),
  438. regulator_desc_ldo(21),
  439. regulator_desc_ldo(22),
  440. regulator_desc_ldo(23),
  441. regulator_desc_ldo(24),
  442. regulator_desc_ldo(25),
  443. regulator_desc_ldo(26),
  444. regulator_desc_ldo(27),
  445. regulator_desc_ldo(28),
  446. regulator_desc_buck(1),
  447. regulator_desc_buck(2),
  448. regulator_desc_buck(3),
  449. regulator_desc_buck(4),
  450. regulator_desc_buck(5),
  451. regulator_desc_buck(6),
  452. regulator_desc_buck(7),
  453. regulator_desc_buck(8),
  454. regulator_desc_buck(9),
  455. };
  456. static __devinit int s5m8767_pmic_probe(struct platform_device *pdev)
  457. {
  458. struct s5m87xx_dev *iodev = dev_get_drvdata(pdev->dev.parent);
  459. struct s5m_platform_data *pdata = dev_get_platdata(iodev->dev);
  460. struct regulator_config config = { };
  461. struct regulator_dev **rdev;
  462. struct s5m8767_info *s5m8767;
  463. int i, ret, size;
  464. if (!pdata) {
  465. dev_err(pdev->dev.parent, "Platform data not supplied\n");
  466. return -ENODEV;
  467. }
  468. if (pdata->buck2_gpiodvs) {
  469. if (pdata->buck3_gpiodvs || pdata->buck4_gpiodvs) {
  470. dev_err(&pdev->dev, "S5M8767 GPIO DVS NOT VALID\n");
  471. return -EINVAL;
  472. }
  473. }
  474. if (pdata->buck3_gpiodvs) {
  475. if (pdata->buck2_gpiodvs || pdata->buck4_gpiodvs) {
  476. dev_err(&pdev->dev, "S5M8767 GPIO DVS NOT VALID\n");
  477. return -EINVAL;
  478. }
  479. }
  480. if (pdata->buck4_gpiodvs) {
  481. if (pdata->buck2_gpiodvs || pdata->buck3_gpiodvs) {
  482. dev_err(&pdev->dev, "S5M8767 GPIO DVS NOT VALID\n");
  483. return -EINVAL;
  484. }
  485. }
  486. s5m8767 = devm_kzalloc(&pdev->dev, sizeof(struct s5m8767_info),
  487. GFP_KERNEL);
  488. if (!s5m8767)
  489. return -ENOMEM;
  490. size = sizeof(struct regulator_dev *) * (S5M8767_REG_MAX - 2);
  491. s5m8767->rdev = devm_kzalloc(&pdev->dev, size, GFP_KERNEL);
  492. if (!s5m8767->rdev)
  493. return -ENOMEM;
  494. rdev = s5m8767->rdev;
  495. s5m8767->dev = &pdev->dev;
  496. s5m8767->iodev = iodev;
  497. s5m8767->num_regulators = S5M8767_REG_MAX - 2;
  498. platform_set_drvdata(pdev, s5m8767);
  499. s5m8767->buck_gpioindex = pdata->buck_default_idx;
  500. s5m8767->buck2_gpiodvs = pdata->buck2_gpiodvs;
  501. s5m8767->buck3_gpiodvs = pdata->buck3_gpiodvs;
  502. s5m8767->buck4_gpiodvs = pdata->buck4_gpiodvs;
  503. s5m8767->buck_gpios[0] = pdata->buck_gpios[0];
  504. s5m8767->buck_gpios[1] = pdata->buck_gpios[1];
  505. s5m8767->buck_gpios[2] = pdata->buck_gpios[2];
  506. s5m8767->ramp_delay = pdata->buck_ramp_delay;
  507. s5m8767->buck2_ramp = pdata->buck2_ramp_enable;
  508. s5m8767->buck3_ramp = pdata->buck3_ramp_enable;
  509. s5m8767->buck4_ramp = pdata->buck4_ramp_enable;
  510. s5m8767->opmode = pdata->opmode;
  511. for (i = 0; i < 8; i++) {
  512. if (s5m8767->buck2_gpiodvs) {
  513. s5m8767->buck2_vol[i] =
  514. s5m8767_convert_voltage_to_sel(
  515. &buck_voltage_val2,
  516. pdata->buck2_voltage[i],
  517. pdata->buck2_voltage[i] +
  518. buck_voltage_val2.step);
  519. }
  520. if (s5m8767->buck3_gpiodvs) {
  521. s5m8767->buck3_vol[i] =
  522. s5m8767_convert_voltage_to_sel(
  523. &buck_voltage_val2,
  524. pdata->buck3_voltage[i],
  525. pdata->buck3_voltage[i] +
  526. buck_voltage_val2.step);
  527. }
  528. if (s5m8767->buck4_gpiodvs) {
  529. s5m8767->buck4_vol[i] =
  530. s5m8767_convert_voltage_to_sel(
  531. &buck_voltage_val2,
  532. pdata->buck4_voltage[i],
  533. pdata->buck4_voltage[i] +
  534. buck_voltage_val2.step);
  535. }
  536. }
  537. if (pdata->buck2_gpiodvs || pdata->buck3_gpiodvs ||
  538. pdata->buck4_gpiodvs) {
  539. if (gpio_is_valid(pdata->buck_gpios[0]) &&
  540. gpio_is_valid(pdata->buck_gpios[1]) &&
  541. gpio_is_valid(pdata->buck_gpios[2])) {
  542. ret = gpio_request(pdata->buck_gpios[0],
  543. "S5M8767 SET1");
  544. if (ret == -EBUSY)
  545. dev_warn(&pdev->dev, "Duplicated gpio request for SET1\n");
  546. ret = gpio_request(pdata->buck_gpios[1],
  547. "S5M8767 SET2");
  548. if (ret == -EBUSY)
  549. dev_warn(&pdev->dev, "Duplicated gpio request for SET2\n");
  550. ret = gpio_request(pdata->buck_gpios[2],
  551. "S5M8767 SET3");
  552. if (ret == -EBUSY)
  553. dev_warn(&pdev->dev, "Duplicated gpio request for SET3\n");
  554. /* SET1 GPIO */
  555. gpio_direction_output(pdata->buck_gpios[0],
  556. (s5m8767->buck_gpioindex >> 2) & 0x1);
  557. /* SET2 GPIO */
  558. gpio_direction_output(pdata->buck_gpios[1],
  559. (s5m8767->buck_gpioindex >> 1) & 0x1);
  560. /* SET3 GPIO */
  561. gpio_direction_output(pdata->buck_gpios[2],
  562. (s5m8767->buck_gpioindex >> 0) & 0x1);
  563. ret = 0;
  564. } else {
  565. dev_err(&pdev->dev, "GPIO NOT VALID\n");
  566. ret = -EINVAL;
  567. return ret;
  568. }
  569. }
  570. s5m_reg_update(s5m8767->iodev, S5M8767_REG_BUCK2CTRL,
  571. (pdata->buck2_gpiodvs) ? (1 << 1) : (0 << 1), 1 << 1);
  572. s5m_reg_update(s5m8767->iodev, S5M8767_REG_BUCK3CTRL,
  573. (pdata->buck3_gpiodvs) ? (1 << 1) : (0 << 1), 1 << 1);
  574. s5m_reg_update(s5m8767->iodev, S5M8767_REG_BUCK4CTRL,
  575. (pdata->buck4_gpiodvs) ? (1 << 1) : (0 << 1), 1 << 1);
  576. /* Initialize GPIO DVS registers */
  577. for (i = 0; i < 8; i++) {
  578. if (s5m8767->buck2_gpiodvs) {
  579. s5m_reg_write(s5m8767->iodev, S5M8767_REG_BUCK2DVS1 + i,
  580. s5m8767->buck2_vol[i]);
  581. }
  582. if (s5m8767->buck3_gpiodvs) {
  583. s5m_reg_write(s5m8767->iodev, S5M8767_REG_BUCK3DVS1 + i,
  584. s5m8767->buck3_vol[i]);
  585. }
  586. if (s5m8767->buck4_gpiodvs) {
  587. s5m_reg_write(s5m8767->iodev, S5M8767_REG_BUCK4DVS1 + i,
  588. s5m8767->buck4_vol[i]);
  589. }
  590. }
  591. s5m_reg_update(s5m8767->iodev, S5M8767_REG_BUCK2CTRL, 0x78, 0xff);
  592. s5m_reg_update(s5m8767->iodev, S5M8767_REG_BUCK3CTRL, 0x58, 0xff);
  593. s5m_reg_update(s5m8767->iodev, S5M8767_REG_BUCK4CTRL, 0x78, 0xff);
  594. if (s5m8767->buck2_ramp)
  595. s5m_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP, 0x08, 0x08);
  596. if (s5m8767->buck3_ramp)
  597. s5m_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP, 0x04, 0x04);
  598. if (s5m8767->buck4_ramp)
  599. s5m_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP, 0x02, 0x02);
  600. if (s5m8767->buck2_ramp || s5m8767->buck3_ramp
  601. || s5m8767->buck4_ramp) {
  602. switch (s5m8767->ramp_delay) {
  603. case 15:
  604. s5m_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
  605. 0xc0, 0xf0);
  606. break;
  607. case 25:
  608. s5m_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
  609. 0xd0, 0xf0);
  610. break;
  611. case 50:
  612. s5m_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
  613. 0xe0, 0xf0);
  614. break;
  615. case 100:
  616. s5m_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
  617. 0xf0, 0xf0);
  618. break;
  619. default:
  620. s5m_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
  621. 0x90, 0xf0);
  622. }
  623. }
  624. for (i = 0; i < pdata->num_regulators; i++) {
  625. const struct s5m_voltage_desc *desc;
  626. int id = pdata->regulators[i].id;
  627. desc = reg_voltage_map[id];
  628. if (desc)
  629. regulators[id].n_voltages =
  630. (desc->max - desc->min) / desc->step + 1;
  631. config.dev = s5m8767->dev;
  632. config.init_data = pdata->regulators[i].initdata;
  633. config.driver_data = s5m8767;
  634. rdev[i] = regulator_register(&regulators[id], &config);
  635. if (IS_ERR(rdev[i])) {
  636. ret = PTR_ERR(rdev[i]);
  637. dev_err(s5m8767->dev, "regulator init failed for %d\n",
  638. id);
  639. rdev[i] = NULL;
  640. goto err;
  641. }
  642. }
  643. return 0;
  644. err:
  645. for (i = 0; i < s5m8767->num_regulators; i++)
  646. if (rdev[i])
  647. regulator_unregister(rdev[i]);
  648. return ret;
  649. }
  650. static int __devexit s5m8767_pmic_remove(struct platform_device *pdev)
  651. {
  652. struct s5m8767_info *s5m8767 = platform_get_drvdata(pdev);
  653. struct regulator_dev **rdev = s5m8767->rdev;
  654. int i;
  655. for (i = 0; i < s5m8767->num_regulators; i++)
  656. if (rdev[i])
  657. regulator_unregister(rdev[i]);
  658. return 0;
  659. }
  660. static const struct platform_device_id s5m8767_pmic_id[] = {
  661. { "s5m8767-pmic", 0},
  662. { },
  663. };
  664. MODULE_DEVICE_TABLE(platform, s5m8767_pmic_id);
  665. static struct platform_driver s5m8767_pmic_driver = {
  666. .driver = {
  667. .name = "s5m8767-pmic",
  668. .owner = THIS_MODULE,
  669. },
  670. .probe = s5m8767_pmic_probe,
  671. .remove = __devexit_p(s5m8767_pmic_remove),
  672. .id_table = s5m8767_pmic_id,
  673. };
  674. static int __init s5m8767_pmic_init(void)
  675. {
  676. return platform_driver_register(&s5m8767_pmic_driver);
  677. }
  678. subsys_initcall(s5m8767_pmic_init);
  679. static void __exit s5m8767_pmic_exit(void)
  680. {
  681. platform_driver_unregister(&s5m8767_pmic_driver);
  682. }
  683. module_exit(s5m8767_pmic_exit);
  684. /* Module information */
  685. MODULE_AUTHOR("Sangbeom Kim <sbkim73@samsung.com>");
  686. MODULE_DESCRIPTION("SAMSUNG S5M8767 Regulator Driver");
  687. MODULE_LICENSE("GPL");