ps3gpu.h 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778
  1. /*
  2. * PS3 GPU declarations.
  3. *
  4. * Copyright 2009 Sony Corporation
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; version 2 of the License.
  9. *
  10. * This program is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program.
  17. * If not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #ifndef _ASM_POWERPC_PS3GPU_H
  20. #define _ASM_POWERPC_PS3GPU_H
  21. #include <linux/mutex.h>
  22. #include <asm/lv1call.h>
  23. #define L1GPU_CONTEXT_ATTRIBUTE_DISPLAY_SYNC 0x101
  24. #define L1GPU_CONTEXT_ATTRIBUTE_DISPLAY_FLIP 0x102
  25. #define L1GPU_CONTEXT_ATTRIBUTE_FB_SETUP 0x600
  26. #define L1GPU_CONTEXT_ATTRIBUTE_FB_BLIT 0x601
  27. #define L1GPU_CONTEXT_ATTRIBUTE_FB_BLIT_SYNC 0x602
  28. #define L1GPU_FB_BLIT_WAIT_FOR_COMPLETION (1ULL << 32)
  29. #define L1GPU_DISPLAY_SYNC_HSYNC 1
  30. #define L1GPU_DISPLAY_SYNC_VSYNC 2
  31. /* mutex synchronizing GPU accesses and video mode changes */
  32. extern struct mutex ps3_gpu_mutex;
  33. static inline int lv1_gpu_display_sync(u64 context_handle, u64 head,
  34. u64 ddr_offset)
  35. {
  36. return lv1_gpu_context_attribute(context_handle,
  37. L1GPU_CONTEXT_ATTRIBUTE_DISPLAY_SYNC,
  38. head, ddr_offset, 0, 0);
  39. }
  40. static inline int lv1_gpu_display_flip(u64 context_handle, u64 head,
  41. u64 ddr_offset)
  42. {
  43. return lv1_gpu_context_attribute(context_handle,
  44. L1GPU_CONTEXT_ATTRIBUTE_DISPLAY_FLIP,
  45. head, ddr_offset, 0, 0);
  46. }
  47. static inline int lv1_gpu_fb_setup(u64 context_handle, u64 xdr_lpar,
  48. u64 xdr_size, u64 ioif_offset)
  49. {
  50. return lv1_gpu_context_attribute(context_handle,
  51. L1GPU_CONTEXT_ATTRIBUTE_FB_SETUP,
  52. xdr_lpar, xdr_size, ioif_offset, 0);
  53. }
  54. static inline int lv1_gpu_fb_blit(u64 context_handle, u64 ddr_offset,
  55. u64 ioif_offset, u64 sync_width, u64 pitch)
  56. {
  57. return lv1_gpu_context_attribute(context_handle,
  58. L1GPU_CONTEXT_ATTRIBUTE_FB_BLIT,
  59. ddr_offset, ioif_offset, sync_width,
  60. pitch);
  61. }
  62. #endif /* _ASM_POWERPC_PS3GPU_H */