rt2x00reg.h 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212
  1. /*
  2. Copyright (C) 2004 - 2008 rt2x00 SourceForge Project
  3. <http://rt2x00.serialmonkey.com>
  4. This program is free software; you can redistribute it and/or modify
  5. it under the terms of the GNU General Public License as published by
  6. the Free Software Foundation; either version 2 of the License, or
  7. (at your option) any later version.
  8. This program is distributed in the hope that it will be useful,
  9. but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. GNU General Public License for more details.
  12. You should have received a copy of the GNU General Public License
  13. along with this program; if not, write to the
  14. Free Software Foundation, Inc.,
  15. 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  16. */
  17. /*
  18. Module: rt2x00
  19. Abstract: rt2x00 generic register information.
  20. */
  21. #ifndef RT2X00REG_H
  22. #define RT2X00REG_H
  23. /*
  24. * Antenna values
  25. */
  26. enum antenna {
  27. ANTENNA_SW_DIVERSITY = 0,
  28. ANTENNA_A = 1,
  29. ANTENNA_B = 2,
  30. ANTENNA_HW_DIVERSITY = 3,
  31. };
  32. /*
  33. * Led mode values.
  34. */
  35. enum led_mode {
  36. LED_MODE_DEFAULT = 0,
  37. LED_MODE_TXRX_ACTIVITY = 1,
  38. LED_MODE_SIGNAL_STRENGTH = 2,
  39. LED_MODE_ASUS = 3,
  40. LED_MODE_ALPHA = 4,
  41. };
  42. /*
  43. * TSF sync values
  44. */
  45. enum tsf_sync {
  46. TSF_SYNC_NONE = 0,
  47. TSF_SYNC_INFRA = 1,
  48. TSF_SYNC_BEACON = 2,
  49. };
  50. /*
  51. * Device states
  52. */
  53. enum dev_state {
  54. STATE_DEEP_SLEEP = 0,
  55. STATE_SLEEP = 1,
  56. STATE_STANDBY = 2,
  57. STATE_AWAKE = 3,
  58. /*
  59. * Additional device states, these values are
  60. * not strict since they are not directly passed
  61. * into the device.
  62. */
  63. STATE_RADIO_ON,
  64. STATE_RADIO_OFF,
  65. STATE_RADIO_RX_ON,
  66. STATE_RADIO_RX_OFF,
  67. STATE_RADIO_RX_ON_LINK,
  68. STATE_RADIO_RX_OFF_LINK,
  69. STATE_RADIO_IRQ_ON,
  70. STATE_RADIO_IRQ_OFF,
  71. };
  72. /*
  73. * IFS backoff values
  74. */
  75. enum ifs {
  76. IFS_BACKOFF = 0,
  77. IFS_SIFS = 1,
  78. IFS_NEW_BACKOFF = 2,
  79. IFS_NONE = 3,
  80. };
  81. /*
  82. * Cipher types for hardware encryption
  83. */
  84. enum cipher {
  85. CIPHER_NONE = 0,
  86. CIPHER_WEP64 = 1,
  87. CIPHER_WEP128 = 2,
  88. CIPHER_TKIP = 3,
  89. CIPHER_AES = 4,
  90. /*
  91. * The following fields were added by rt61pci and rt73usb.
  92. */
  93. CIPHER_CKIP64 = 5,
  94. CIPHER_CKIP128 = 6,
  95. CIPHER_TKIP_NO_MIC = 7,
  96. };
  97. /*
  98. * Register handlers.
  99. * We store the position of a register field inside a field structure,
  100. * This will simplify the process of setting and reading a certain field
  101. * inside the register while making sure the process remains byte order safe.
  102. */
  103. struct rt2x00_field8 {
  104. u8 bit_offset;
  105. u8 bit_mask;
  106. };
  107. struct rt2x00_field16 {
  108. u16 bit_offset;
  109. u16 bit_mask;
  110. };
  111. struct rt2x00_field32 {
  112. u32 bit_offset;
  113. u32 bit_mask;
  114. };
  115. /*
  116. * Power of two check, this will check
  117. * if the mask that has been given contains
  118. * and contiguous set of bits.
  119. */
  120. #define is_power_of_two(x) ( !((x) & ((x)-1)) )
  121. #define low_bit_mask(x) ( ((x)-1) & ~(x) )
  122. #define is_valid_mask(x) is_power_of_two(1 + (x) + low_bit_mask(x))
  123. #define FIELD8(__mask) \
  124. ({ \
  125. BUILD_BUG_ON(!(__mask) || \
  126. !is_valid_mask(__mask) || \
  127. (__mask) != (u8)(__mask)); \
  128. (struct rt2x00_field8) { \
  129. __ffs(__mask), (__mask) \
  130. }; \
  131. })
  132. #define FIELD16(__mask) \
  133. ({ \
  134. BUILD_BUG_ON(!(__mask) || \
  135. !is_valid_mask(__mask) || \
  136. (__mask) != (u16)(__mask));\
  137. (struct rt2x00_field16) { \
  138. __ffs(__mask), (__mask) \
  139. }; \
  140. })
  141. #define FIELD32(__mask) \
  142. ({ \
  143. BUILD_BUG_ON(!(__mask) || \
  144. !is_valid_mask(__mask) || \
  145. (__mask) != (u32)(__mask));\
  146. (struct rt2x00_field32) { \
  147. __ffs(__mask), (__mask) \
  148. }; \
  149. })
  150. static inline void rt2x00_set_field32(u32 *reg,
  151. const struct rt2x00_field32 field,
  152. const u32 value)
  153. {
  154. *reg &= ~(field.bit_mask);
  155. *reg |= (value << field.bit_offset) & field.bit_mask;
  156. }
  157. static inline u32 rt2x00_get_field32(const u32 reg,
  158. const struct rt2x00_field32 field)
  159. {
  160. return (reg & field.bit_mask) >> field.bit_offset;
  161. }
  162. static inline void rt2x00_set_field16(u16 *reg,
  163. const struct rt2x00_field16 field,
  164. const u16 value)
  165. {
  166. *reg &= ~(field.bit_mask);
  167. *reg |= (value << field.bit_offset) & field.bit_mask;
  168. }
  169. static inline u16 rt2x00_get_field16(const u16 reg,
  170. const struct rt2x00_field16 field)
  171. {
  172. return (reg & field.bit_mask) >> field.bit_offset;
  173. }
  174. static inline void rt2x00_set_field8(u8 *reg,
  175. const struct rt2x00_field8 field,
  176. const u8 value)
  177. {
  178. *reg &= ~(field.bit_mask);
  179. *reg |= (value << field.bit_offset) & field.bit_mask;
  180. }
  181. static inline u8 rt2x00_get_field8(const u8 reg,
  182. const struct rt2x00_field8 field)
  183. {
  184. return (reg & field.bit_mask) >> field.bit_offset;
  185. }
  186. #endif /* RT2X00REG_H */