pxaficp_ir.c 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933
  1. /*
  2. * linux/drivers/net/irda/pxaficp_ir.c
  3. *
  4. * Based on sa1100_ir.c by Russell King
  5. *
  6. * Changes copyright (C) 2003-2005 MontaVista Software, Inc.
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. *
  12. * Infra-red driver (SIR/FIR) for the PXA2xx embedded microprocessor
  13. *
  14. */
  15. #include <linux/module.h>
  16. #include <linux/types.h>
  17. #include <linux/init.h>
  18. #include <linux/errno.h>
  19. #include <linux/netdevice.h>
  20. #include <linux/slab.h>
  21. #include <linux/rtnetlink.h>
  22. #include <linux/interrupt.h>
  23. #include <linux/dma-mapping.h>
  24. #include <linux/platform_device.h>
  25. #include <linux/pm.h>
  26. #include <linux/clk.h>
  27. #include <net/irda/irda.h>
  28. #include <net/irda/irmod.h>
  29. #include <net/irda/wrapper.h>
  30. #include <net/irda/irda_device.h>
  31. #include <asm/irq.h>
  32. #include <asm/dma.h>
  33. #include <asm/delay.h>
  34. #include <asm/hardware.h>
  35. #include <asm/arch/irda.h>
  36. #include <asm/arch/pxa-regs.h>
  37. #include <asm/arch/pxa2xx-gpio.h>
  38. #ifdef CONFIG_MACH_MAINSTONE
  39. #include <asm/arch/mainstone.h>
  40. #endif
  41. #define IrSR_RXPL_NEG_IS_ZERO (1<<4)
  42. #define IrSR_RXPL_POS_IS_ZERO 0x0
  43. #define IrSR_TXPL_NEG_IS_ZERO (1<<3)
  44. #define IrSR_TXPL_POS_IS_ZERO 0x0
  45. #define IrSR_XMODE_PULSE_1_6 (1<<2)
  46. #define IrSR_XMODE_PULSE_3_16 0x0
  47. #define IrSR_RCVEIR_IR_MODE (1<<1)
  48. #define IrSR_RCVEIR_UART_MODE 0x0
  49. #define IrSR_XMITIR_IR_MODE (1<<0)
  50. #define IrSR_XMITIR_UART_MODE 0x0
  51. #define IrSR_IR_RECEIVE_ON (\
  52. IrSR_RXPL_NEG_IS_ZERO | \
  53. IrSR_TXPL_POS_IS_ZERO | \
  54. IrSR_XMODE_PULSE_3_16 | \
  55. IrSR_RCVEIR_IR_MODE | \
  56. IrSR_XMITIR_UART_MODE)
  57. #define IrSR_IR_TRANSMIT_ON (\
  58. IrSR_RXPL_NEG_IS_ZERO | \
  59. IrSR_TXPL_POS_IS_ZERO | \
  60. IrSR_XMODE_PULSE_3_16 | \
  61. IrSR_RCVEIR_UART_MODE | \
  62. IrSR_XMITIR_IR_MODE)
  63. struct pxa_irda {
  64. int speed;
  65. int newspeed;
  66. unsigned long last_oscr;
  67. unsigned char *dma_rx_buff;
  68. unsigned char *dma_tx_buff;
  69. dma_addr_t dma_rx_buff_phy;
  70. dma_addr_t dma_tx_buff_phy;
  71. unsigned int dma_tx_buff_len;
  72. int txdma;
  73. int rxdma;
  74. struct net_device_stats stats;
  75. struct irlap_cb *irlap;
  76. struct qos_info qos;
  77. iobuff_t tx_buff;
  78. iobuff_t rx_buff;
  79. struct device *dev;
  80. struct pxaficp_platform_data *pdata;
  81. struct clk *fir_clk;
  82. struct clk *sir_clk;
  83. struct clk *cur_clk;
  84. };
  85. static inline void pxa_irda_disable_clk(struct pxa_irda *si)
  86. {
  87. if (si->cur_clk)
  88. clk_disable(si->cur_clk);
  89. si->cur_clk = NULL;
  90. }
  91. static inline void pxa_irda_enable_firclk(struct pxa_irda *si)
  92. {
  93. si->cur_clk = si->fir_clk;
  94. clk_enable(si->fir_clk);
  95. }
  96. static inline void pxa_irda_enable_sirclk(struct pxa_irda *si)
  97. {
  98. si->cur_clk = si->sir_clk;
  99. clk_enable(si->sir_clk);
  100. }
  101. #define IS_FIR(si) ((si)->speed >= 4000000)
  102. #define IRDA_FRAME_SIZE_LIMIT 2047
  103. inline static void pxa_irda_fir_dma_rx_start(struct pxa_irda *si)
  104. {
  105. DCSR(si->rxdma) = DCSR_NODESC;
  106. DSADR(si->rxdma) = __PREG(ICDR);
  107. DTADR(si->rxdma) = si->dma_rx_buff_phy;
  108. DCMD(si->rxdma) = DCMD_INCTRGADDR | DCMD_FLOWSRC | DCMD_WIDTH1 | DCMD_BURST32 | IRDA_FRAME_SIZE_LIMIT;
  109. DCSR(si->rxdma) |= DCSR_RUN;
  110. }
  111. inline static void pxa_irda_fir_dma_tx_start(struct pxa_irda *si)
  112. {
  113. DCSR(si->txdma) = DCSR_NODESC;
  114. DSADR(si->txdma) = si->dma_tx_buff_phy;
  115. DTADR(si->txdma) = __PREG(ICDR);
  116. DCMD(si->txdma) = DCMD_INCSRCADDR | DCMD_FLOWTRG | DCMD_ENDIRQEN | DCMD_WIDTH1 | DCMD_BURST32 | si->dma_tx_buff_len;
  117. DCSR(si->txdma) |= DCSR_RUN;
  118. }
  119. /*
  120. * Set the IrDA communications speed.
  121. */
  122. static int pxa_irda_set_speed(struct pxa_irda *si, int speed)
  123. {
  124. unsigned long flags;
  125. unsigned int divisor;
  126. switch (speed) {
  127. case 9600: case 19200: case 38400:
  128. case 57600: case 115200:
  129. /* refer to PXA250/210 Developer's Manual 10-7 */
  130. /* BaudRate = 14.7456 MHz / (16*Divisor) */
  131. divisor = 14745600 / (16 * speed);
  132. local_irq_save(flags);
  133. if (IS_FIR(si)) {
  134. /* stop RX DMA */
  135. DCSR(si->rxdma) &= ~DCSR_RUN;
  136. /* disable FICP */
  137. ICCR0 = 0;
  138. pxa_irda_disable_clk(si);
  139. /* set board transceiver to SIR mode */
  140. si->pdata->transceiver_mode(si->dev, IR_SIRMODE);
  141. /* configure GPIO46/47 */
  142. pxa_gpio_mode(GPIO46_STRXD_MD);
  143. pxa_gpio_mode(GPIO47_STTXD_MD);
  144. /* enable the STUART clock */
  145. pxa_irda_enable_sirclk(si);
  146. }
  147. /* disable STUART first */
  148. STIER = 0;
  149. /* access DLL & DLH */
  150. STLCR |= LCR_DLAB;
  151. STDLL = divisor & 0xff;
  152. STDLH = divisor >> 8;
  153. STLCR &= ~LCR_DLAB;
  154. si->speed = speed;
  155. STISR = IrSR_IR_RECEIVE_ON | IrSR_XMODE_PULSE_1_6;
  156. STIER = IER_UUE | IER_RLSE | IER_RAVIE | IER_RTIOE;
  157. local_irq_restore(flags);
  158. break;
  159. case 4000000:
  160. local_irq_save(flags);
  161. /* disable STUART */
  162. STIER = 0;
  163. STISR = 0;
  164. pxa_irda_disable_clk(si);
  165. /* disable FICP first */
  166. ICCR0 = 0;
  167. /* set board transceiver to FIR mode */
  168. si->pdata->transceiver_mode(si->dev, IR_FIRMODE);
  169. /* configure GPIO46/47 */
  170. pxa_gpio_mode(GPIO46_ICPRXD_MD);
  171. pxa_gpio_mode(GPIO47_ICPTXD_MD);
  172. /* enable the FICP clock */
  173. pxa_irda_enable_firclk(si);
  174. si->speed = speed;
  175. pxa_irda_fir_dma_rx_start(si);
  176. ICCR0 = ICCR0_ITR | ICCR0_RXE;
  177. local_irq_restore(flags);
  178. break;
  179. default:
  180. return -EINVAL;
  181. }
  182. return 0;
  183. }
  184. /* SIR interrupt service routine. */
  185. static irqreturn_t pxa_irda_sir_irq(int irq, void *dev_id)
  186. {
  187. struct net_device *dev = dev_id;
  188. struct pxa_irda *si = netdev_priv(dev);
  189. int iir, lsr, data;
  190. iir = STIIR;
  191. switch (iir & 0x0F) {
  192. case 0x06: /* Receiver Line Status */
  193. lsr = STLSR;
  194. while (lsr & LSR_FIFOE) {
  195. data = STRBR;
  196. if (lsr & (LSR_OE | LSR_PE | LSR_FE | LSR_BI)) {
  197. printk(KERN_DEBUG "pxa_ir: sir receiving error\n");
  198. si->stats.rx_errors++;
  199. if (lsr & LSR_FE)
  200. si->stats.rx_frame_errors++;
  201. if (lsr & LSR_OE)
  202. si->stats.rx_fifo_errors++;
  203. } else {
  204. si->stats.rx_bytes++;
  205. async_unwrap_char(dev, &si->stats, &si->rx_buff, data);
  206. }
  207. lsr = STLSR;
  208. }
  209. dev->last_rx = jiffies;
  210. si->last_oscr = OSCR;
  211. break;
  212. case 0x04: /* Received Data Available */
  213. /* forth through */
  214. case 0x0C: /* Character Timeout Indication */
  215. do {
  216. si->stats.rx_bytes++;
  217. async_unwrap_char(dev, &si->stats, &si->rx_buff, STRBR);
  218. } while (STLSR & LSR_DR);
  219. dev->last_rx = jiffies;
  220. si->last_oscr = OSCR;
  221. break;
  222. case 0x02: /* Transmit FIFO Data Request */
  223. while ((si->tx_buff.len) && (STLSR & LSR_TDRQ)) {
  224. STTHR = *si->tx_buff.data++;
  225. si->tx_buff.len -= 1;
  226. }
  227. if (si->tx_buff.len == 0) {
  228. si->stats.tx_packets++;
  229. si->stats.tx_bytes += si->tx_buff.data -
  230. si->tx_buff.head;
  231. /* We need to ensure that the transmitter has finished. */
  232. while ((STLSR & LSR_TEMT) == 0)
  233. cpu_relax();
  234. si->last_oscr = OSCR;
  235. /*
  236. * Ok, we've finished transmitting. Now enable
  237. * the receiver. Sometimes we get a receive IRQ
  238. * immediately after a transmit...
  239. */
  240. if (si->newspeed) {
  241. pxa_irda_set_speed(si, si->newspeed);
  242. si->newspeed = 0;
  243. } else {
  244. /* enable IR Receiver, disable IR Transmitter */
  245. STISR = IrSR_IR_RECEIVE_ON | IrSR_XMODE_PULSE_1_6;
  246. /* enable STUART and receive interrupts */
  247. STIER = IER_UUE | IER_RLSE | IER_RAVIE | IER_RTIOE;
  248. }
  249. /* I'm hungry! */
  250. netif_wake_queue(dev);
  251. }
  252. break;
  253. }
  254. return IRQ_HANDLED;
  255. }
  256. /* FIR Receive DMA interrupt handler */
  257. static void pxa_irda_fir_dma_rx_irq(int channel, void *data)
  258. {
  259. int dcsr = DCSR(channel);
  260. DCSR(channel) = dcsr & ~DCSR_RUN;
  261. printk(KERN_DEBUG "pxa_ir: fir rx dma bus error %#x\n", dcsr);
  262. }
  263. /* FIR Transmit DMA interrupt handler */
  264. static void pxa_irda_fir_dma_tx_irq(int channel, void *data)
  265. {
  266. struct net_device *dev = data;
  267. struct pxa_irda *si = netdev_priv(dev);
  268. int dcsr;
  269. dcsr = DCSR(channel);
  270. DCSR(channel) = dcsr & ~DCSR_RUN;
  271. if (dcsr & DCSR_ENDINTR) {
  272. si->stats.tx_packets++;
  273. si->stats.tx_bytes += si->dma_tx_buff_len;
  274. } else {
  275. si->stats.tx_errors++;
  276. }
  277. while (ICSR1 & ICSR1_TBY)
  278. cpu_relax();
  279. si->last_oscr = OSCR;
  280. /*
  281. * HACK: It looks like the TBY bit is dropped too soon.
  282. * Without this delay things break.
  283. */
  284. udelay(120);
  285. if (si->newspeed) {
  286. pxa_irda_set_speed(si, si->newspeed);
  287. si->newspeed = 0;
  288. } else {
  289. int i = 64;
  290. ICCR0 = 0;
  291. pxa_irda_fir_dma_rx_start(si);
  292. while ((ICSR1 & ICSR1_RNE) && i--)
  293. (void)ICDR;
  294. ICCR0 = ICCR0_ITR | ICCR0_RXE;
  295. if (i < 0)
  296. printk(KERN_ERR "pxa_ir: cannot clear Rx FIFO!\n");
  297. }
  298. netif_wake_queue(dev);
  299. }
  300. /* EIF(Error in FIFO/End in Frame) handler for FIR */
  301. static void pxa_irda_fir_irq_eif(struct pxa_irda *si, struct net_device *dev, int icsr0)
  302. {
  303. unsigned int len, stat, data;
  304. /* Get the current data position. */
  305. len = DTADR(si->rxdma) - si->dma_rx_buff_phy;
  306. do {
  307. /* Read Status, and then Data. */
  308. stat = ICSR1;
  309. rmb();
  310. data = ICDR;
  311. if (stat & (ICSR1_CRE | ICSR1_ROR)) {
  312. si->stats.rx_errors++;
  313. if (stat & ICSR1_CRE) {
  314. printk(KERN_DEBUG "pxa_ir: fir receive CRC error\n");
  315. si->stats.rx_crc_errors++;
  316. }
  317. if (stat & ICSR1_ROR) {
  318. printk(KERN_DEBUG "pxa_ir: fir receive overrun\n");
  319. si->stats.rx_over_errors++;
  320. }
  321. } else {
  322. si->dma_rx_buff[len++] = data;
  323. }
  324. /* If we hit the end of frame, there's no point in continuing. */
  325. if (stat & ICSR1_EOF)
  326. break;
  327. } while (ICSR0 & ICSR0_EIF);
  328. if (stat & ICSR1_EOF) {
  329. /* end of frame. */
  330. struct sk_buff *skb;
  331. if (icsr0 & ICSR0_FRE) {
  332. printk(KERN_ERR "pxa_ir: dropping erroneous frame\n");
  333. si->stats.rx_dropped++;
  334. return;
  335. }
  336. skb = alloc_skb(len+1,GFP_ATOMIC);
  337. if (!skb) {
  338. printk(KERN_ERR "pxa_ir: fir out of memory for receive skb\n");
  339. si->stats.rx_dropped++;
  340. return;
  341. }
  342. /* Align IP header to 20 bytes */
  343. skb_reserve(skb, 1);
  344. skb_copy_to_linear_data(skb, si->dma_rx_buff, len);
  345. skb_put(skb, len);
  346. /* Feed it to IrLAP */
  347. skb->dev = dev;
  348. skb_reset_mac_header(skb);
  349. skb->protocol = htons(ETH_P_IRDA);
  350. netif_rx(skb);
  351. si->stats.rx_packets++;
  352. si->stats.rx_bytes += len;
  353. dev->last_rx = jiffies;
  354. }
  355. }
  356. /* FIR interrupt handler */
  357. static irqreturn_t pxa_irda_fir_irq(int irq, void *dev_id)
  358. {
  359. struct net_device *dev = dev_id;
  360. struct pxa_irda *si = netdev_priv(dev);
  361. int icsr0, i = 64;
  362. /* stop RX DMA */
  363. DCSR(si->rxdma) &= ~DCSR_RUN;
  364. si->last_oscr = OSCR;
  365. icsr0 = ICSR0;
  366. if (icsr0 & (ICSR0_FRE | ICSR0_RAB)) {
  367. if (icsr0 & ICSR0_FRE) {
  368. printk(KERN_DEBUG "pxa_ir: fir receive frame error\n");
  369. si->stats.rx_frame_errors++;
  370. } else {
  371. printk(KERN_DEBUG "pxa_ir: fir receive abort\n");
  372. si->stats.rx_errors++;
  373. }
  374. ICSR0 = icsr0 & (ICSR0_FRE | ICSR0_RAB);
  375. }
  376. if (icsr0 & ICSR0_EIF) {
  377. /* An error in FIFO occured, or there is a end of frame */
  378. pxa_irda_fir_irq_eif(si, dev, icsr0);
  379. }
  380. ICCR0 = 0;
  381. pxa_irda_fir_dma_rx_start(si);
  382. while ((ICSR1 & ICSR1_RNE) && i--)
  383. (void)ICDR;
  384. ICCR0 = ICCR0_ITR | ICCR0_RXE;
  385. if (i < 0)
  386. printk(KERN_ERR "pxa_ir: cannot clear Rx FIFO!\n");
  387. return IRQ_HANDLED;
  388. }
  389. /* hard_xmit interface of irda device */
  390. static int pxa_irda_hard_xmit(struct sk_buff *skb, struct net_device *dev)
  391. {
  392. struct pxa_irda *si = netdev_priv(dev);
  393. int speed = irda_get_next_speed(skb);
  394. /*
  395. * Does this packet contain a request to change the interface
  396. * speed? If so, remember it until we complete the transmission
  397. * of this frame.
  398. */
  399. if (speed != si->speed && speed != -1)
  400. si->newspeed = speed;
  401. /*
  402. * If this is an empty frame, we can bypass a lot.
  403. */
  404. if (skb->len == 0) {
  405. if (si->newspeed) {
  406. si->newspeed = 0;
  407. pxa_irda_set_speed(si, speed);
  408. }
  409. dev_kfree_skb(skb);
  410. return 0;
  411. }
  412. netif_stop_queue(dev);
  413. if (!IS_FIR(si)) {
  414. si->tx_buff.data = si->tx_buff.head;
  415. si->tx_buff.len = async_wrap_skb(skb, si->tx_buff.data, si->tx_buff.truesize);
  416. /* Disable STUART interrupts and switch to transmit mode. */
  417. STIER = 0;
  418. STISR = IrSR_IR_TRANSMIT_ON | IrSR_XMODE_PULSE_1_6;
  419. /* enable STUART and transmit interrupts */
  420. STIER = IER_UUE | IER_TIE;
  421. } else {
  422. unsigned long mtt = irda_get_mtt(skb);
  423. si->dma_tx_buff_len = skb->len;
  424. skb_copy_from_linear_data(skb, si->dma_tx_buff, skb->len);
  425. if (mtt)
  426. while ((unsigned)(OSCR - si->last_oscr)/4 < mtt)
  427. cpu_relax();
  428. /* stop RX DMA, disable FICP */
  429. DCSR(si->rxdma) &= ~DCSR_RUN;
  430. ICCR0 = 0;
  431. pxa_irda_fir_dma_tx_start(si);
  432. ICCR0 = ICCR0_ITR | ICCR0_TXE;
  433. }
  434. dev_kfree_skb(skb);
  435. dev->trans_start = jiffies;
  436. return 0;
  437. }
  438. static int pxa_irda_ioctl(struct net_device *dev, struct ifreq *ifreq, int cmd)
  439. {
  440. struct if_irda_req *rq = (struct if_irda_req *)ifreq;
  441. struct pxa_irda *si = netdev_priv(dev);
  442. int ret;
  443. switch (cmd) {
  444. case SIOCSBANDWIDTH:
  445. ret = -EPERM;
  446. if (capable(CAP_NET_ADMIN)) {
  447. /*
  448. * We are unable to set the speed if the
  449. * device is not running.
  450. */
  451. if (netif_running(dev)) {
  452. ret = pxa_irda_set_speed(si,
  453. rq->ifr_baudrate);
  454. } else {
  455. printk(KERN_INFO "pxa_ir: SIOCSBANDWIDTH: !netif_running\n");
  456. ret = 0;
  457. }
  458. }
  459. break;
  460. case SIOCSMEDIABUSY:
  461. ret = -EPERM;
  462. if (capable(CAP_NET_ADMIN)) {
  463. irda_device_set_media_busy(dev, TRUE);
  464. ret = 0;
  465. }
  466. break;
  467. case SIOCGRECEIVING:
  468. ret = 0;
  469. rq->ifr_receiving = IS_FIR(si) ? 0
  470. : si->rx_buff.state != OUTSIDE_FRAME;
  471. break;
  472. default:
  473. ret = -EOPNOTSUPP;
  474. break;
  475. }
  476. return ret;
  477. }
  478. static struct net_device_stats *pxa_irda_stats(struct net_device *dev)
  479. {
  480. struct pxa_irda *si = netdev_priv(dev);
  481. return &si->stats;
  482. }
  483. static void pxa_irda_startup(struct pxa_irda *si)
  484. {
  485. /* Disable STUART interrupts */
  486. STIER = 0;
  487. /* enable STUART interrupt to the processor */
  488. STMCR = MCR_OUT2;
  489. /* configure SIR frame format: StartBit - Data 7 ... Data 0 - Stop Bit */
  490. STLCR = LCR_WLS0 | LCR_WLS1;
  491. /* enable FIFO, we use FIFO to improve performance */
  492. STFCR = FCR_TRFIFOE | FCR_ITL_32;
  493. /* disable FICP */
  494. ICCR0 = 0;
  495. /* configure FICP ICCR2 */
  496. ICCR2 = ICCR2_TXP | ICCR2_TRIG_32;
  497. /* configure DMAC */
  498. DRCMR17 = si->rxdma | DRCMR_MAPVLD;
  499. DRCMR18 = si->txdma | DRCMR_MAPVLD;
  500. /* force SIR reinitialization */
  501. si->speed = 4000000;
  502. pxa_irda_set_speed(si, 9600);
  503. printk(KERN_DEBUG "pxa_ir: irda startup\n");
  504. }
  505. static void pxa_irda_shutdown(struct pxa_irda *si)
  506. {
  507. unsigned long flags;
  508. local_irq_save(flags);
  509. /* disable STUART and interrupt */
  510. STIER = 0;
  511. /* disable STUART SIR mode */
  512. STISR = 0;
  513. /* disable DMA */
  514. DCSR(si->txdma) &= ~DCSR_RUN;
  515. DCSR(si->rxdma) &= ~DCSR_RUN;
  516. /* disable FICP */
  517. ICCR0 = 0;
  518. /* disable the STUART or FICP clocks */
  519. pxa_irda_disable_clk(si);
  520. DRCMR17 = 0;
  521. DRCMR18 = 0;
  522. local_irq_restore(flags);
  523. /* power off board transceiver */
  524. si->pdata->transceiver_mode(si->dev, IR_OFF);
  525. printk(KERN_DEBUG "pxa_ir: irda shutdown\n");
  526. }
  527. static int pxa_irda_start(struct net_device *dev)
  528. {
  529. struct pxa_irda *si = netdev_priv(dev);
  530. int err;
  531. si->speed = 9600;
  532. err = request_irq(IRQ_STUART, pxa_irda_sir_irq, 0, dev->name, dev);
  533. if (err)
  534. goto err_irq1;
  535. err = request_irq(IRQ_ICP, pxa_irda_fir_irq, 0, dev->name, dev);
  536. if (err)
  537. goto err_irq2;
  538. /*
  539. * The interrupt must remain disabled for now.
  540. */
  541. disable_irq(IRQ_STUART);
  542. disable_irq(IRQ_ICP);
  543. err = -EBUSY;
  544. si->rxdma = pxa_request_dma("FICP_RX",DMA_PRIO_LOW, pxa_irda_fir_dma_rx_irq, dev);
  545. if (si->rxdma < 0)
  546. goto err_rx_dma;
  547. si->txdma = pxa_request_dma("FICP_TX",DMA_PRIO_LOW, pxa_irda_fir_dma_tx_irq, dev);
  548. if (si->txdma < 0)
  549. goto err_tx_dma;
  550. err = -ENOMEM;
  551. si->dma_rx_buff = dma_alloc_coherent(si->dev, IRDA_FRAME_SIZE_LIMIT,
  552. &si->dma_rx_buff_phy, GFP_KERNEL );
  553. if (!si->dma_rx_buff)
  554. goto err_dma_rx_buff;
  555. si->dma_tx_buff = dma_alloc_coherent(si->dev, IRDA_FRAME_SIZE_LIMIT,
  556. &si->dma_tx_buff_phy, GFP_KERNEL );
  557. if (!si->dma_tx_buff)
  558. goto err_dma_tx_buff;
  559. /* Setup the serial port for the initial speed. */
  560. pxa_irda_startup(si);
  561. /*
  562. * Open a new IrLAP layer instance.
  563. */
  564. si->irlap = irlap_open(dev, &si->qos, "pxa");
  565. err = -ENOMEM;
  566. if (!si->irlap)
  567. goto err_irlap;
  568. /*
  569. * Now enable the interrupt and start the queue
  570. */
  571. enable_irq(IRQ_STUART);
  572. enable_irq(IRQ_ICP);
  573. netif_start_queue(dev);
  574. printk(KERN_DEBUG "pxa_ir: irda driver opened\n");
  575. return 0;
  576. err_irlap:
  577. pxa_irda_shutdown(si);
  578. dma_free_coherent(si->dev, IRDA_FRAME_SIZE_LIMIT, si->dma_tx_buff, si->dma_tx_buff_phy);
  579. err_dma_tx_buff:
  580. dma_free_coherent(si->dev, IRDA_FRAME_SIZE_LIMIT, si->dma_rx_buff, si->dma_rx_buff_phy);
  581. err_dma_rx_buff:
  582. pxa_free_dma(si->txdma);
  583. err_tx_dma:
  584. pxa_free_dma(si->rxdma);
  585. err_rx_dma:
  586. free_irq(IRQ_ICP, dev);
  587. err_irq2:
  588. free_irq(IRQ_STUART, dev);
  589. err_irq1:
  590. return err;
  591. }
  592. static int pxa_irda_stop(struct net_device *dev)
  593. {
  594. struct pxa_irda *si = netdev_priv(dev);
  595. netif_stop_queue(dev);
  596. pxa_irda_shutdown(si);
  597. /* Stop IrLAP */
  598. if (si->irlap) {
  599. irlap_close(si->irlap);
  600. si->irlap = NULL;
  601. }
  602. free_irq(IRQ_STUART, dev);
  603. free_irq(IRQ_ICP, dev);
  604. pxa_free_dma(si->rxdma);
  605. pxa_free_dma(si->txdma);
  606. if (si->dma_rx_buff)
  607. dma_free_coherent(si->dev, IRDA_FRAME_SIZE_LIMIT, si->dma_tx_buff, si->dma_tx_buff_phy);
  608. if (si->dma_tx_buff)
  609. dma_free_coherent(si->dev, IRDA_FRAME_SIZE_LIMIT, si->dma_rx_buff, si->dma_rx_buff_phy);
  610. printk(KERN_DEBUG "pxa_ir: irda driver closed\n");
  611. return 0;
  612. }
  613. static int pxa_irda_suspend(struct platform_device *_dev, pm_message_t state)
  614. {
  615. struct net_device *dev = platform_get_drvdata(_dev);
  616. struct pxa_irda *si;
  617. if (dev && netif_running(dev)) {
  618. si = netdev_priv(dev);
  619. netif_device_detach(dev);
  620. pxa_irda_shutdown(si);
  621. }
  622. return 0;
  623. }
  624. static int pxa_irda_resume(struct platform_device *_dev)
  625. {
  626. struct net_device *dev = platform_get_drvdata(_dev);
  627. struct pxa_irda *si;
  628. if (dev && netif_running(dev)) {
  629. si = netdev_priv(dev);
  630. pxa_irda_startup(si);
  631. netif_device_attach(dev);
  632. netif_wake_queue(dev);
  633. }
  634. return 0;
  635. }
  636. static int pxa_irda_init_iobuf(iobuff_t *io, int size)
  637. {
  638. io->head = kmalloc(size, GFP_KERNEL | GFP_DMA);
  639. if (io->head != NULL) {
  640. io->truesize = size;
  641. io->in_frame = FALSE;
  642. io->state = OUTSIDE_FRAME;
  643. io->data = io->head;
  644. }
  645. return io->head ? 0 : -ENOMEM;
  646. }
  647. static int pxa_irda_probe(struct platform_device *pdev)
  648. {
  649. struct net_device *dev;
  650. struct pxa_irda *si;
  651. unsigned int baudrate_mask;
  652. int err;
  653. if (!pdev->dev.platform_data)
  654. return -ENODEV;
  655. err = request_mem_region(__PREG(STUART), 0x24, "IrDA") ? 0 : -EBUSY;
  656. if (err)
  657. goto err_mem_1;
  658. err = request_mem_region(__PREG(FICP), 0x1c, "IrDA") ? 0 : -EBUSY;
  659. if (err)
  660. goto err_mem_2;
  661. dev = alloc_irdadev(sizeof(struct pxa_irda));
  662. if (!dev)
  663. goto err_mem_3;
  664. si = netdev_priv(dev);
  665. si->dev = &pdev->dev;
  666. si->pdata = pdev->dev.platform_data;
  667. si->sir_clk = clk_get(&pdev->dev, "UARTCLK");
  668. si->fir_clk = clk_get(&pdev->dev, "FICPCLK");
  669. if (IS_ERR(si->sir_clk) || IS_ERR(si->fir_clk)) {
  670. err = PTR_ERR(IS_ERR(si->sir_clk) ? si->sir_clk : si->fir_clk);
  671. goto err_mem_4;
  672. }
  673. /*
  674. * Initialise the SIR buffers
  675. */
  676. err = pxa_irda_init_iobuf(&si->rx_buff, 14384);
  677. if (err)
  678. goto err_mem_4;
  679. err = pxa_irda_init_iobuf(&si->tx_buff, 4000);
  680. if (err)
  681. goto err_mem_5;
  682. if (si->pdata->startup)
  683. err = si->pdata->startup(si->dev);
  684. if (err)
  685. goto err_startup;
  686. dev->hard_start_xmit = pxa_irda_hard_xmit;
  687. dev->open = pxa_irda_start;
  688. dev->stop = pxa_irda_stop;
  689. dev->do_ioctl = pxa_irda_ioctl;
  690. dev->get_stats = pxa_irda_stats;
  691. irda_init_max_qos_capabilies(&si->qos);
  692. baudrate_mask = 0;
  693. if (si->pdata->transceiver_cap & IR_SIRMODE)
  694. baudrate_mask |= IR_9600|IR_19200|IR_38400|IR_57600|IR_115200;
  695. if (si->pdata->transceiver_cap & IR_FIRMODE)
  696. baudrate_mask |= IR_4000000 << 8;
  697. si->qos.baud_rate.bits &= baudrate_mask;
  698. si->qos.min_turn_time.bits = 7; /* 1ms or more */
  699. irda_qos_bits_to_value(&si->qos);
  700. err = register_netdev(dev);
  701. if (err == 0)
  702. dev_set_drvdata(&pdev->dev, dev);
  703. if (err) {
  704. if (si->pdata->shutdown)
  705. si->pdata->shutdown(si->dev);
  706. err_startup:
  707. kfree(si->tx_buff.head);
  708. err_mem_5:
  709. kfree(si->rx_buff.head);
  710. err_mem_4:
  711. if (si->sir_clk && !IS_ERR(si->sir_clk))
  712. clk_put(si->sir_clk);
  713. if (si->fir_clk && !IS_ERR(si->fir_clk))
  714. clk_put(si->fir_clk);
  715. free_netdev(dev);
  716. err_mem_3:
  717. release_mem_region(__PREG(FICP), 0x1c);
  718. err_mem_2:
  719. release_mem_region(__PREG(STUART), 0x24);
  720. }
  721. err_mem_1:
  722. return err;
  723. }
  724. static int pxa_irda_remove(struct platform_device *_dev)
  725. {
  726. struct net_device *dev = platform_get_drvdata(_dev);
  727. if (dev) {
  728. struct pxa_irda *si = netdev_priv(dev);
  729. unregister_netdev(dev);
  730. if (si->pdata->shutdown)
  731. si->pdata->shutdown(si->dev);
  732. kfree(si->tx_buff.head);
  733. kfree(si->rx_buff.head);
  734. clk_put(si->fir_clk);
  735. clk_put(si->sir_clk);
  736. free_netdev(dev);
  737. }
  738. release_mem_region(__PREG(STUART), 0x24);
  739. release_mem_region(__PREG(FICP), 0x1c);
  740. return 0;
  741. }
  742. static struct platform_driver pxa_ir_driver = {
  743. .driver = {
  744. .name = "pxa2xx-ir",
  745. .owner = THIS_MODULE,
  746. },
  747. .probe = pxa_irda_probe,
  748. .remove = pxa_irda_remove,
  749. .suspend = pxa_irda_suspend,
  750. .resume = pxa_irda_resume,
  751. };
  752. static int __init pxa_irda_init(void)
  753. {
  754. return platform_driver_register(&pxa_ir_driver);
  755. }
  756. static void __exit pxa_irda_exit(void)
  757. {
  758. platform_driver_unregister(&pxa_ir_driver);
  759. }
  760. module_init(pxa_irda_init);
  761. module_exit(pxa_irda_exit);
  762. MODULE_LICENSE("GPL");
  763. MODULE_ALIAS("platform:pxa2xx-ir");