setup.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642
  1. /*
  2. * 64-bit pSeries and RS/6000 setup code.
  3. *
  4. * Copyright (C) 1995 Linus Torvalds
  5. * Adapted from 'alpha' version by Gary Thomas
  6. * Modified by Cort Dougan (cort@cs.nmt.edu)
  7. * Modified by PPC64 Team, IBM Corp
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License
  11. * as published by the Free Software Foundation; either version
  12. * 2 of the License, or (at your option) any later version.
  13. */
  14. /*
  15. * bootup setup stuff..
  16. */
  17. #undef DEBUG
  18. #include <linux/config.h>
  19. #include <linux/cpu.h>
  20. #include <linux/errno.h>
  21. #include <linux/sched.h>
  22. #include <linux/kernel.h>
  23. #include <linux/mm.h>
  24. #include <linux/stddef.h>
  25. #include <linux/unistd.h>
  26. #include <linux/slab.h>
  27. #include <linux/user.h>
  28. #include <linux/a.out.h>
  29. #include <linux/tty.h>
  30. #include <linux/major.h>
  31. #include <linux/interrupt.h>
  32. #include <linux/reboot.h>
  33. #include <linux/init.h>
  34. #include <linux/ioport.h>
  35. #include <linux/console.h>
  36. #include <linux/pci.h>
  37. #include <linux/utsname.h>
  38. #include <linux/adb.h>
  39. #include <linux/module.h>
  40. #include <linux/delay.h>
  41. #include <linux/irq.h>
  42. #include <linux/seq_file.h>
  43. #include <linux/root_dev.h>
  44. #include <asm/mmu.h>
  45. #include <asm/processor.h>
  46. #include <asm/io.h>
  47. #include <asm/pgtable.h>
  48. #include <asm/prom.h>
  49. #include <asm/rtas.h>
  50. #include <asm/pci-bridge.h>
  51. #include <asm/iommu.h>
  52. #include <asm/dma.h>
  53. #include <asm/machdep.h>
  54. #include <asm/irq.h>
  55. #include <asm/time.h>
  56. #include <asm/nvram.h>
  57. #include "xics.h"
  58. #include <asm/firmware.h>
  59. #include <asm/pmc.h>
  60. #include <asm/mpic.h>
  61. #include <asm/ppc-pci.h>
  62. #include <asm/i8259.h>
  63. #include <asm/udbg.h>
  64. #include <asm/smp.h>
  65. #include "plpar_wrappers.h"
  66. #ifdef DEBUG
  67. #define DBG(fmt...) udbg_printf(fmt)
  68. #else
  69. #define DBG(fmt...)
  70. #endif
  71. extern void find_udbg_vterm(void);
  72. extern void system_reset_fwnmi(void); /* from head.S */
  73. extern void machine_check_fwnmi(void); /* from head.S */
  74. extern void generic_find_legacy_serial_ports(u64 *physport,
  75. unsigned int *default_speed);
  76. int fwnmi_active; /* TRUE if an FWNMI handler is present */
  77. extern void pSeries_system_reset_exception(struct pt_regs *regs);
  78. extern int pSeries_machine_check_exception(struct pt_regs *regs);
  79. static void pseries_shared_idle(void);
  80. static void pseries_dedicated_idle(void);
  81. struct mpic *pSeries_mpic;
  82. void pSeries_show_cpuinfo(struct seq_file *m)
  83. {
  84. struct device_node *root;
  85. const char *model = "";
  86. root = of_find_node_by_path("/");
  87. if (root)
  88. model = get_property(root, "model", NULL);
  89. seq_printf(m, "machine\t\t: CHRP %s\n", model);
  90. of_node_put(root);
  91. }
  92. /* Initialize firmware assisted non-maskable interrupts if
  93. * the firmware supports this feature.
  94. *
  95. */
  96. static void __init fwnmi_init(void)
  97. {
  98. int ret;
  99. int ibm_nmi_register = rtas_token("ibm,nmi-register");
  100. if (ibm_nmi_register == RTAS_UNKNOWN_SERVICE)
  101. return;
  102. ret = rtas_call(ibm_nmi_register, 2, 1, NULL,
  103. __pa((unsigned long)system_reset_fwnmi),
  104. __pa((unsigned long)machine_check_fwnmi));
  105. if (ret == 0)
  106. fwnmi_active = 1;
  107. }
  108. static void __init pSeries_init_mpic(void)
  109. {
  110. unsigned int *addrp;
  111. struct device_node *np;
  112. unsigned long intack = 0;
  113. /* All ISUs are setup, complete initialization */
  114. mpic_init(pSeries_mpic);
  115. /* Check what kind of cascade ACK we have */
  116. if (!(np = of_find_node_by_name(NULL, "pci"))
  117. || !(addrp = (unsigned int *)
  118. get_property(np, "8259-interrupt-acknowledge", NULL)))
  119. printk(KERN_ERR "Cannot find pci to get ack address\n");
  120. else
  121. intack = addrp[prom_n_addr_cells(np)-1];
  122. of_node_put(np);
  123. /* Setup the legacy interrupts & controller */
  124. i8259_init(intack, 0);
  125. /* Hook cascade to mpic */
  126. mpic_setup_cascade(NUM_ISA_INTERRUPTS, i8259_irq_cascade, NULL);
  127. }
  128. static void __init pSeries_setup_mpic(void)
  129. {
  130. unsigned int *opprop;
  131. unsigned long openpic_addr = 0;
  132. unsigned char senses[NR_IRQS - NUM_ISA_INTERRUPTS];
  133. struct device_node *root;
  134. int irq_count;
  135. /* Find the Open PIC if present */
  136. root = of_find_node_by_path("/");
  137. opprop = (unsigned int *) get_property(root, "platform-open-pic", NULL);
  138. if (opprop != 0) {
  139. int n = prom_n_addr_cells(root);
  140. for (openpic_addr = 0; n > 0; --n)
  141. openpic_addr = (openpic_addr << 32) + *opprop++;
  142. printk(KERN_DEBUG "OpenPIC addr: %lx\n", openpic_addr);
  143. }
  144. of_node_put(root);
  145. BUG_ON(openpic_addr == 0);
  146. /* Get the sense values from OF */
  147. prom_get_irq_senses(senses, NUM_ISA_INTERRUPTS, NR_IRQS);
  148. /* Setup the openpic driver */
  149. irq_count = NR_IRQS - NUM_ISA_INTERRUPTS - 4; /* leave room for IPIs */
  150. pSeries_mpic = mpic_alloc(openpic_addr, MPIC_PRIMARY,
  151. 16, 16, irq_count, /* isu size, irq offset, irq count */
  152. NR_IRQS - 4, /* ipi offset */
  153. senses, irq_count, /* sense & sense size */
  154. " MPIC ");
  155. }
  156. static void pseries_lpar_enable_pmcs(void)
  157. {
  158. unsigned long set, reset;
  159. power4_enable_pmcs();
  160. set = 1UL << 63;
  161. reset = 0;
  162. plpar_hcall_norets(H_PERFMON, set, reset);
  163. /* instruct hypervisor to maintain PMCs */
  164. if (firmware_has_feature(FW_FEATURE_SPLPAR))
  165. get_paca()->lppaca.pmcregs_in_use = 1;
  166. }
  167. static void __init pSeries_setup_arch(void)
  168. {
  169. /* Fixup ppc_md depending on the type of interrupt controller */
  170. if (ppc64_interrupt_controller == IC_OPEN_PIC) {
  171. ppc_md.init_IRQ = pSeries_init_mpic;
  172. ppc_md.get_irq = mpic_get_irq;
  173. /* Allocate the mpic now, so that find_and_init_phbs() can
  174. * fill the ISUs */
  175. pSeries_setup_mpic();
  176. } else {
  177. ppc_md.init_IRQ = xics_init_IRQ;
  178. ppc_md.get_irq = xics_get_irq;
  179. }
  180. #ifdef CONFIG_SMP
  181. smp_init_pSeries();
  182. #endif
  183. /* openpic global configuration register (64-bit format). */
  184. /* openpic Interrupt Source Unit pointer (64-bit format). */
  185. /* python0 facility area (mmio) (64-bit format) REAL address. */
  186. /* init to some ~sane value until calibrate_delay() runs */
  187. loops_per_jiffy = 50000000;
  188. if (ROOT_DEV == 0) {
  189. printk("No ramdisk, default root is /dev/sda2\n");
  190. ROOT_DEV = Root_SDA2;
  191. }
  192. fwnmi_init();
  193. /* Find and initialize PCI host bridges */
  194. init_pci_config_tokens();
  195. find_and_init_phbs();
  196. eeh_init();
  197. pSeries_nvram_init();
  198. /* Choose an idle loop */
  199. if (firmware_has_feature(FW_FEATURE_SPLPAR)) {
  200. vpa_init(boot_cpuid);
  201. if (get_paca()->lppaca.shared_proc) {
  202. printk(KERN_INFO "Using shared processor idle loop\n");
  203. ppc_md.idle_loop = pseries_shared_idle;
  204. } else {
  205. printk(KERN_INFO "Using dedicated idle loop\n");
  206. ppc_md.idle_loop = pseries_dedicated_idle;
  207. }
  208. } else {
  209. printk(KERN_INFO "Using default idle loop\n");
  210. ppc_md.idle_loop = default_idle;
  211. }
  212. if (platform_is_lpar())
  213. ppc_md.enable_pmcs = pseries_lpar_enable_pmcs;
  214. else
  215. ppc_md.enable_pmcs = power4_enable_pmcs;
  216. }
  217. static int __init pSeries_init_panel(void)
  218. {
  219. /* Manually leave the kernel version on the panel. */
  220. ppc_md.progress("Linux ppc64\n", 0);
  221. ppc_md.progress(system_utsname.version, 0);
  222. return 0;
  223. }
  224. arch_initcall(pSeries_init_panel);
  225. /* Build up the ppc64_firmware_features bitmask field
  226. * using contents of device-tree/ibm,hypertas-functions.
  227. * Ultimately this functionality may be moved into prom.c prom_init().
  228. */
  229. static void __init fw_feature_init(void)
  230. {
  231. struct device_node * dn;
  232. char * hypertas;
  233. unsigned int len;
  234. DBG(" -> fw_feature_init()\n");
  235. ppc64_firmware_features = 0;
  236. dn = of_find_node_by_path("/rtas");
  237. if (dn == NULL) {
  238. printk(KERN_ERR "WARNING ! Cannot find RTAS in device-tree !\n");
  239. goto no_rtas;
  240. }
  241. hypertas = get_property(dn, "ibm,hypertas-functions", &len);
  242. if (hypertas) {
  243. while (len > 0){
  244. int i, hypertas_len;
  245. /* check value against table of strings */
  246. for(i=0; i < FIRMWARE_MAX_FEATURES ;i++) {
  247. if ((firmware_features_table[i].name) &&
  248. (strcmp(firmware_features_table[i].name,hypertas))==0) {
  249. /* we have a match */
  250. ppc64_firmware_features |=
  251. (firmware_features_table[i].val);
  252. break;
  253. }
  254. }
  255. hypertas_len = strlen(hypertas);
  256. len -= hypertas_len +1;
  257. hypertas+= hypertas_len +1;
  258. }
  259. }
  260. of_node_put(dn);
  261. no_rtas:
  262. DBG(" <- fw_feature_init()\n");
  263. }
  264. static void __init pSeries_discover_pic(void)
  265. {
  266. struct device_node *np;
  267. char *typep;
  268. /*
  269. * Setup interrupt mapping options that are needed for finish_device_tree
  270. * to properly parse the OF interrupt tree & do the virtual irq mapping
  271. */
  272. __irq_offset_value = NUM_ISA_INTERRUPTS;
  273. ppc64_interrupt_controller = IC_INVALID;
  274. for (np = NULL; (np = of_find_node_by_name(np, "interrupt-controller"));) {
  275. typep = (char *)get_property(np, "compatible", NULL);
  276. if (strstr(typep, "open-pic"))
  277. ppc64_interrupt_controller = IC_OPEN_PIC;
  278. else if (strstr(typep, "ppc-xicp"))
  279. ppc64_interrupt_controller = IC_PPC_XIC;
  280. else
  281. printk("pSeries_discover_pic: failed to recognize"
  282. " interrupt-controller\n");
  283. break;
  284. }
  285. }
  286. static void pSeries_mach_cpu_die(void)
  287. {
  288. local_irq_disable();
  289. idle_task_exit();
  290. /* Some hardware requires clearing the CPPR, while other hardware does not
  291. * it is safe either way
  292. */
  293. pSeriesLP_cppr_info(0, 0);
  294. rtas_stop_self();
  295. /* Should never get here... */
  296. BUG();
  297. for(;;);
  298. }
  299. static int pseries_set_dabr(unsigned long dabr)
  300. {
  301. return plpar_hcall_norets(H_SET_DABR, dabr);
  302. }
  303. static int pseries_set_xdabr(unsigned long dabr)
  304. {
  305. /* We want to catch accesses from kernel and userspace */
  306. return plpar_hcall_norets(H_SET_XDABR, dabr,
  307. H_DABRX_KERNEL | H_DABRX_USER);
  308. }
  309. /*
  310. * Early initialization. Relocation is on but do not reference unbolted pages
  311. */
  312. static void __init pSeries_init_early(void)
  313. {
  314. void *comport;
  315. int iommu_off = 0;
  316. unsigned int default_speed;
  317. u64 physport;
  318. DBG(" -> pSeries_init_early()\n");
  319. fw_feature_init();
  320. if (platform_is_lpar())
  321. hpte_init_lpar();
  322. else {
  323. hpte_init_native();
  324. iommu_off = (of_chosen &&
  325. get_property(of_chosen, "linux,iommu-off", NULL));
  326. }
  327. generic_find_legacy_serial_ports(&physport, &default_speed);
  328. if (platform_is_lpar())
  329. find_udbg_vterm();
  330. else if (physport) {
  331. /* Map the uart for udbg. */
  332. comport = (void *)ioremap(physport, 16);
  333. udbg_init_uart(comport, default_speed);
  334. DBG("Hello World !\n");
  335. }
  336. if (firmware_has_feature(FW_FEATURE_DABR))
  337. ppc_md.set_dabr = pseries_set_dabr;
  338. else if (firmware_has_feature(FW_FEATURE_XDABR))
  339. ppc_md.set_dabr = pseries_set_xdabr;
  340. iommu_init_early_pSeries();
  341. pSeries_discover_pic();
  342. DBG(" <- pSeries_init_early()\n");
  343. }
  344. static int pSeries_check_legacy_ioport(unsigned int baseport)
  345. {
  346. struct device_node *np;
  347. #define I8042_DATA_REG 0x60
  348. #define FDC_BASE 0x3f0
  349. switch(baseport) {
  350. case I8042_DATA_REG:
  351. np = of_find_node_by_type(NULL, "8042");
  352. if (np == NULL)
  353. return -ENODEV;
  354. of_node_put(np);
  355. break;
  356. case FDC_BASE:
  357. np = of_find_node_by_type(NULL, "fdc");
  358. if (np == NULL)
  359. return -ENODEV;
  360. of_node_put(np);
  361. break;
  362. }
  363. return 0;
  364. }
  365. /*
  366. * Called very early, MMU is off, device-tree isn't unflattened
  367. */
  368. extern struct machdep_calls pSeries_md;
  369. static int __init pSeries_probe(int platform)
  370. {
  371. if (platform != PLATFORM_PSERIES &&
  372. platform != PLATFORM_PSERIES_LPAR)
  373. return 0;
  374. /* if we have some ppc_md fixups for LPAR to do, do
  375. * it here ...
  376. */
  377. return 1;
  378. }
  379. DECLARE_PER_CPU(unsigned long, smt_snooze_delay);
  380. static inline void dedicated_idle_sleep(unsigned int cpu)
  381. {
  382. struct paca_struct *ppaca = &paca[cpu ^ 1];
  383. /* Only sleep if the other thread is not idle */
  384. if (!(ppaca->lppaca.idle)) {
  385. local_irq_disable();
  386. /*
  387. * We are about to sleep the thread and so wont be polling any
  388. * more.
  389. */
  390. clear_thread_flag(TIF_POLLING_NRFLAG);
  391. smp_mb__after_clear_bit();
  392. /*
  393. * SMT dynamic mode. Cede will result in this thread going
  394. * dormant, if the partner thread is still doing work. Thread
  395. * wakes up if partner goes idle, an interrupt is presented, or
  396. * a prod occurs. Returning from the cede enables external
  397. * interrupts.
  398. */
  399. if (!need_resched())
  400. cede_processor();
  401. else
  402. local_irq_enable();
  403. set_thread_flag(TIF_POLLING_NRFLAG);
  404. } else {
  405. /*
  406. * Give the HV an opportunity at the processor, since we are
  407. * not doing any work.
  408. */
  409. poll_pending();
  410. }
  411. }
  412. static void pseries_dedicated_idle(void)
  413. {
  414. struct paca_struct *lpaca = get_paca();
  415. unsigned int cpu = smp_processor_id();
  416. unsigned long start_snooze;
  417. unsigned long *smt_snooze_delay = &__get_cpu_var(smt_snooze_delay);
  418. set_thread_flag(TIF_POLLING_NRFLAG);
  419. while (1) {
  420. /*
  421. * Indicate to the HV that we are idle. Now would be
  422. * a good time to find other work to dispatch.
  423. */
  424. lpaca->lppaca.idle = 1;
  425. if (!need_resched()) {
  426. start_snooze = get_tb() +
  427. *smt_snooze_delay * tb_ticks_per_usec;
  428. while (!need_resched() && !cpu_is_offline(cpu)) {
  429. ppc64_runlatch_off();
  430. /*
  431. * Go into low thread priority and possibly
  432. * low power mode.
  433. */
  434. HMT_low();
  435. HMT_very_low();
  436. if (*smt_snooze_delay != 0 &&
  437. get_tb() > start_snooze) {
  438. HMT_medium();
  439. dedicated_idle_sleep(cpu);
  440. }
  441. }
  442. HMT_medium();
  443. }
  444. lpaca->lppaca.idle = 0;
  445. ppc64_runlatch_on();
  446. preempt_enable_no_resched();
  447. schedule();
  448. preempt_disable();
  449. if (cpu_is_offline(cpu) && system_state == SYSTEM_RUNNING)
  450. cpu_die();
  451. }
  452. }
  453. static void pseries_shared_idle(void)
  454. {
  455. struct paca_struct *lpaca = get_paca();
  456. unsigned int cpu = smp_processor_id();
  457. while (1) {
  458. /*
  459. * Indicate to the HV that we are idle. Now would be
  460. * a good time to find other work to dispatch.
  461. */
  462. lpaca->lppaca.idle = 1;
  463. while (!need_resched() && !cpu_is_offline(cpu)) {
  464. local_irq_disable();
  465. ppc64_runlatch_off();
  466. /*
  467. * Yield the processor to the hypervisor. We return if
  468. * an external interrupt occurs (which are driven prior
  469. * to returning here) or if a prod occurs from another
  470. * processor. When returning here, external interrupts
  471. * are enabled.
  472. *
  473. * Check need_resched() again with interrupts disabled
  474. * to avoid a race.
  475. */
  476. if (!need_resched())
  477. cede_processor();
  478. else
  479. local_irq_enable();
  480. HMT_medium();
  481. }
  482. lpaca->lppaca.idle = 0;
  483. ppc64_runlatch_on();
  484. preempt_enable_no_resched();
  485. schedule();
  486. preempt_disable();
  487. if (cpu_is_offline(cpu) && system_state == SYSTEM_RUNNING)
  488. cpu_die();
  489. }
  490. }
  491. static int pSeries_pci_probe_mode(struct pci_bus *bus)
  492. {
  493. if (platform_is_lpar())
  494. return PCI_PROBE_DEVTREE;
  495. return PCI_PROBE_NORMAL;
  496. }
  497. #ifdef CONFIG_KEXEC
  498. static void pseries_kexec_cpu_down(int crash_shutdown, int secondary)
  499. {
  500. /* Don't risk a hypervisor call if we're crashing */
  501. if (!crash_shutdown) {
  502. unsigned long vpa = __pa(&get_paca()->lppaca);
  503. if (unregister_vpa(hard_smp_processor_id(), vpa)) {
  504. printk("VPA deregistration of cpu %u (hw_cpu_id %d) "
  505. "failed\n", smp_processor_id(),
  506. hard_smp_processor_id());
  507. }
  508. }
  509. if (ppc64_interrupt_controller == IC_OPEN_PIC)
  510. mpic_teardown_this_cpu(secondary);
  511. else
  512. xics_teardown_cpu(secondary);
  513. }
  514. #endif
  515. struct machdep_calls __initdata pSeries_md = {
  516. .probe = pSeries_probe,
  517. .setup_arch = pSeries_setup_arch,
  518. .init_early = pSeries_init_early,
  519. .show_cpuinfo = pSeries_show_cpuinfo,
  520. .log_error = pSeries_log_error,
  521. .pcibios_fixup = pSeries_final_fixup,
  522. .pci_probe_mode = pSeries_pci_probe_mode,
  523. .irq_bus_setup = pSeries_irq_bus_setup,
  524. .restart = rtas_restart,
  525. .power_off = rtas_power_off,
  526. .halt = rtas_halt,
  527. .panic = rtas_os_term,
  528. .cpu_die = pSeries_mach_cpu_die,
  529. .get_boot_time = rtas_get_boot_time,
  530. .get_rtc_time = rtas_get_rtc_time,
  531. .set_rtc_time = rtas_set_rtc_time,
  532. .calibrate_decr = generic_calibrate_decr,
  533. .progress = rtas_progress,
  534. .check_legacy_ioport = pSeries_check_legacy_ioport,
  535. .system_reset_exception = pSeries_system_reset_exception,
  536. .machine_check_exception = pSeries_machine_check_exception,
  537. #ifdef CONFIG_KEXEC
  538. .kexec_cpu_down = pseries_kexec_cpu_down,
  539. #endif
  540. };