main.c 57 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382
  1. /*
  2. * Copyright (c) 2008-2011 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #include <linux/nl80211.h>
  17. #include <linux/delay.h>
  18. #include "ath9k.h"
  19. #include "btcoex.h"
  20. static void ath9k_set_assoc_state(struct ath_softc *sc,
  21. struct ieee80211_vif *vif);
  22. u8 ath9k_parse_mpdudensity(u8 mpdudensity)
  23. {
  24. /*
  25. * 802.11n D2.0 defined values for "Minimum MPDU Start Spacing":
  26. * 0 for no restriction
  27. * 1 for 1/4 us
  28. * 2 for 1/2 us
  29. * 3 for 1 us
  30. * 4 for 2 us
  31. * 5 for 4 us
  32. * 6 for 8 us
  33. * 7 for 16 us
  34. */
  35. switch (mpdudensity) {
  36. case 0:
  37. return 0;
  38. case 1:
  39. case 2:
  40. case 3:
  41. /* Our lower layer calculations limit our precision to
  42. 1 microsecond */
  43. return 1;
  44. case 4:
  45. return 2;
  46. case 5:
  47. return 4;
  48. case 6:
  49. return 8;
  50. case 7:
  51. return 16;
  52. default:
  53. return 0;
  54. }
  55. }
  56. static bool ath9k_has_pending_frames(struct ath_softc *sc, struct ath_txq *txq)
  57. {
  58. bool pending = false;
  59. spin_lock_bh(&txq->axq_lock);
  60. if (txq->axq_depth || !list_empty(&txq->axq_acq))
  61. pending = true;
  62. spin_unlock_bh(&txq->axq_lock);
  63. return pending;
  64. }
  65. static bool ath9k_setpower(struct ath_softc *sc, enum ath9k_power_mode mode)
  66. {
  67. unsigned long flags;
  68. bool ret;
  69. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  70. ret = ath9k_hw_setpower(sc->sc_ah, mode);
  71. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  72. return ret;
  73. }
  74. void ath9k_ps_wakeup(struct ath_softc *sc)
  75. {
  76. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  77. unsigned long flags;
  78. enum ath9k_power_mode power_mode;
  79. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  80. if (++sc->ps_usecount != 1)
  81. goto unlock;
  82. power_mode = sc->sc_ah->power_mode;
  83. ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_AWAKE);
  84. /*
  85. * While the hardware is asleep, the cycle counters contain no
  86. * useful data. Better clear them now so that they don't mess up
  87. * survey data results.
  88. */
  89. if (power_mode != ATH9K_PM_AWAKE) {
  90. spin_lock(&common->cc_lock);
  91. ath_hw_cycle_counters_update(common);
  92. memset(&common->cc_survey, 0, sizeof(common->cc_survey));
  93. memset(&common->cc_ani, 0, sizeof(common->cc_ani));
  94. spin_unlock(&common->cc_lock);
  95. }
  96. unlock:
  97. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  98. }
  99. void ath9k_ps_restore(struct ath_softc *sc)
  100. {
  101. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  102. enum ath9k_power_mode mode;
  103. unsigned long flags;
  104. bool reset;
  105. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  106. if (--sc->ps_usecount != 0)
  107. goto unlock;
  108. if (sc->ps_idle) {
  109. ath9k_hw_setrxabort(sc->sc_ah, 1);
  110. ath9k_hw_stopdmarecv(sc->sc_ah, &reset);
  111. mode = ATH9K_PM_FULL_SLEEP;
  112. } else if (sc->ps_enabled &&
  113. !(sc->ps_flags & (PS_WAIT_FOR_BEACON |
  114. PS_WAIT_FOR_CAB |
  115. PS_WAIT_FOR_PSPOLL_DATA |
  116. PS_WAIT_FOR_TX_ACK |
  117. PS_WAIT_FOR_ANI))) {
  118. mode = ATH9K_PM_NETWORK_SLEEP;
  119. if (ath9k_hw_btcoex_is_enabled(sc->sc_ah))
  120. ath9k_btcoex_stop_gen_timer(sc);
  121. } else {
  122. goto unlock;
  123. }
  124. spin_lock(&common->cc_lock);
  125. ath_hw_cycle_counters_update(common);
  126. spin_unlock(&common->cc_lock);
  127. ath9k_hw_setpower(sc->sc_ah, mode);
  128. unlock:
  129. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  130. }
  131. static void __ath_cancel_work(struct ath_softc *sc)
  132. {
  133. cancel_work_sync(&sc->paprd_work);
  134. cancel_work_sync(&sc->hw_check_work);
  135. cancel_delayed_work_sync(&sc->tx_complete_work);
  136. cancel_delayed_work_sync(&sc->hw_pll_work);
  137. #ifdef CONFIG_ATH9K_BTCOEX_SUPPORT
  138. if (ath9k_hw_mci_is_enabled(sc->sc_ah))
  139. cancel_work_sync(&sc->mci_work);
  140. #endif
  141. }
  142. static void ath_cancel_work(struct ath_softc *sc)
  143. {
  144. __ath_cancel_work(sc);
  145. cancel_work_sync(&sc->hw_reset_work);
  146. }
  147. static void ath_restart_work(struct ath_softc *sc)
  148. {
  149. ieee80211_queue_delayed_work(sc->hw, &sc->tx_complete_work, 0);
  150. if (AR_SREV_9340(sc->sc_ah) || AR_SREV_9485(sc->sc_ah) ||
  151. AR_SREV_9550(sc->sc_ah))
  152. ieee80211_queue_delayed_work(sc->hw, &sc->hw_pll_work,
  153. msecs_to_jiffies(ATH_PLL_WORK_INTERVAL));
  154. ath_start_rx_poll(sc, 3);
  155. ath_start_ani(sc);
  156. }
  157. static bool ath_prepare_reset(struct ath_softc *sc)
  158. {
  159. struct ath_hw *ah = sc->sc_ah;
  160. bool ret = true;
  161. ieee80211_stop_queues(sc->hw);
  162. sc->hw_busy_count = 0;
  163. ath_stop_ani(sc);
  164. del_timer_sync(&sc->rx_poll_timer);
  165. ath9k_debug_samp_bb_mac(sc);
  166. ath9k_hw_disable_interrupts(ah);
  167. if (!ath_drain_all_txq(sc))
  168. ret = false;
  169. if (!ath_stoprecv(sc))
  170. ret = false;
  171. return ret;
  172. }
  173. static bool ath_complete_reset(struct ath_softc *sc, bool start)
  174. {
  175. struct ath_hw *ah = sc->sc_ah;
  176. struct ath_common *common = ath9k_hw_common(ah);
  177. unsigned long flags;
  178. if (ath_startrecv(sc) != 0) {
  179. ath_err(common, "Unable to restart recv logic\n");
  180. return false;
  181. }
  182. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  183. sc->config.txpowlimit, &sc->curtxpow);
  184. clear_bit(SC_OP_HW_RESET, &sc->sc_flags);
  185. ath9k_hw_set_interrupts(ah);
  186. ath9k_hw_enable_interrupts(ah);
  187. if (!(sc->hw->conf.flags & IEEE80211_CONF_OFFCHANNEL) && start) {
  188. if (!test_bit(SC_OP_BEACONS, &sc->sc_flags))
  189. goto work;
  190. ath9k_set_beacon(sc);
  191. if (ah->opmode == NL80211_IFTYPE_STATION &&
  192. test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags)) {
  193. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  194. sc->ps_flags |= PS_BEACON_SYNC | PS_WAIT_FOR_BEACON;
  195. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  196. }
  197. work:
  198. ath_restart_work(sc);
  199. }
  200. if ((ah->caps.hw_caps & ATH9K_HW_CAP_ANT_DIV_COMB) && sc->ant_rx != 3)
  201. ath_ant_comb_update(sc);
  202. ieee80211_wake_queues(sc->hw);
  203. return true;
  204. }
  205. static int ath_reset_internal(struct ath_softc *sc, struct ath9k_channel *hchan)
  206. {
  207. struct ath_hw *ah = sc->sc_ah;
  208. struct ath_common *common = ath9k_hw_common(ah);
  209. struct ath9k_hw_cal_data *caldata = NULL;
  210. bool fastcc = true;
  211. int r;
  212. __ath_cancel_work(sc);
  213. tasklet_disable(&sc->intr_tq);
  214. spin_lock_bh(&sc->sc_pcu_lock);
  215. if (!(sc->hw->conf.flags & IEEE80211_CONF_OFFCHANNEL)) {
  216. fastcc = false;
  217. caldata = &sc->caldata;
  218. }
  219. if (!hchan) {
  220. fastcc = false;
  221. hchan = ah->curchan;
  222. }
  223. if (!ath_prepare_reset(sc))
  224. fastcc = false;
  225. ath_dbg(common, CONFIG, "Reset to %u MHz, HT40: %d fastcc: %d\n",
  226. hchan->channel, IS_CHAN_HT40(hchan), fastcc);
  227. r = ath9k_hw_reset(ah, hchan, caldata, fastcc);
  228. if (r) {
  229. ath_err(common,
  230. "Unable to reset channel, reset status %d\n", r);
  231. goto out;
  232. }
  233. if (ath9k_hw_mci_is_enabled(sc->sc_ah) &&
  234. (sc->hw->conf.flags & IEEE80211_CONF_OFFCHANNEL))
  235. ath9k_mci_set_txpower(sc, true, false);
  236. if (!ath_complete_reset(sc, true))
  237. r = -EIO;
  238. out:
  239. spin_unlock_bh(&sc->sc_pcu_lock);
  240. tasklet_enable(&sc->intr_tq);
  241. return r;
  242. }
  243. /*
  244. * Set/change channels. If the channel is really being changed, it's done
  245. * by reseting the chip. To accomplish this we must first cleanup any pending
  246. * DMA, then restart stuff.
  247. */
  248. static int ath_set_channel(struct ath_softc *sc, struct ieee80211_hw *hw,
  249. struct ath9k_channel *hchan)
  250. {
  251. int r;
  252. if (test_bit(SC_OP_INVALID, &sc->sc_flags))
  253. return -EIO;
  254. r = ath_reset_internal(sc, hchan);
  255. return r;
  256. }
  257. static void ath_node_attach(struct ath_softc *sc, struct ieee80211_sta *sta,
  258. struct ieee80211_vif *vif)
  259. {
  260. struct ath_node *an;
  261. u8 density;
  262. an = (struct ath_node *)sta->drv_priv;
  263. an->sc = sc;
  264. an->sta = sta;
  265. an->vif = vif;
  266. if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_HT) {
  267. ath_tx_node_init(sc, an);
  268. an->maxampdu = 1 << (IEEE80211_HT_MAX_AMPDU_FACTOR +
  269. sta->ht_cap.ampdu_factor);
  270. density = ath9k_parse_mpdudensity(sta->ht_cap.ampdu_density);
  271. an->mpdudensity = density;
  272. }
  273. }
  274. static void ath_node_detach(struct ath_softc *sc, struct ieee80211_sta *sta)
  275. {
  276. struct ath_node *an = (struct ath_node *)sta->drv_priv;
  277. if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_HT)
  278. ath_tx_node_cleanup(sc, an);
  279. }
  280. void ath9k_tasklet(unsigned long data)
  281. {
  282. struct ath_softc *sc = (struct ath_softc *)data;
  283. struct ath_hw *ah = sc->sc_ah;
  284. struct ath_common *common = ath9k_hw_common(ah);
  285. enum ath_reset_type type;
  286. unsigned long flags;
  287. u32 status = sc->intrstatus;
  288. u32 rxmask;
  289. ath9k_ps_wakeup(sc);
  290. spin_lock(&sc->sc_pcu_lock);
  291. if ((status & ATH9K_INT_FATAL) ||
  292. (status & ATH9K_INT_BB_WATCHDOG)) {
  293. if (status & ATH9K_INT_FATAL)
  294. type = RESET_TYPE_FATAL_INT;
  295. else
  296. type = RESET_TYPE_BB_WATCHDOG;
  297. ath9k_queue_reset(sc, type);
  298. goto out;
  299. }
  300. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  301. if ((status & ATH9K_INT_TSFOOR) && sc->ps_enabled) {
  302. /*
  303. * TSF sync does not look correct; remain awake to sync with
  304. * the next Beacon.
  305. */
  306. ath_dbg(common, PS, "TSFOOR - Sync with next Beacon\n");
  307. sc->ps_flags |= PS_WAIT_FOR_BEACON | PS_BEACON_SYNC;
  308. }
  309. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  310. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  311. rxmask = (ATH9K_INT_RXHP | ATH9K_INT_RXLP | ATH9K_INT_RXEOL |
  312. ATH9K_INT_RXORN);
  313. else
  314. rxmask = (ATH9K_INT_RX | ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
  315. if (status & rxmask) {
  316. /* Check for high priority Rx first */
  317. if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
  318. (status & ATH9K_INT_RXHP))
  319. ath_rx_tasklet(sc, 0, true);
  320. ath_rx_tasklet(sc, 0, false);
  321. }
  322. if (status & ATH9K_INT_TX) {
  323. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  324. ath_tx_edma_tasklet(sc);
  325. else
  326. ath_tx_tasklet(sc);
  327. }
  328. ath9k_btcoex_handle_interrupt(sc, status);
  329. out:
  330. /* re-enable hardware interrupt */
  331. ath9k_hw_enable_interrupts(ah);
  332. spin_unlock(&sc->sc_pcu_lock);
  333. ath9k_ps_restore(sc);
  334. }
  335. irqreturn_t ath_isr(int irq, void *dev)
  336. {
  337. #define SCHED_INTR ( \
  338. ATH9K_INT_FATAL | \
  339. ATH9K_INT_BB_WATCHDOG | \
  340. ATH9K_INT_RXORN | \
  341. ATH9K_INT_RXEOL | \
  342. ATH9K_INT_RX | \
  343. ATH9K_INT_RXLP | \
  344. ATH9K_INT_RXHP | \
  345. ATH9K_INT_TX | \
  346. ATH9K_INT_BMISS | \
  347. ATH9K_INT_CST | \
  348. ATH9K_INT_TSFOOR | \
  349. ATH9K_INT_GENTIMER | \
  350. ATH9K_INT_MCI)
  351. struct ath_softc *sc = dev;
  352. struct ath_hw *ah = sc->sc_ah;
  353. struct ath_common *common = ath9k_hw_common(ah);
  354. enum ath9k_int status;
  355. bool sched = false;
  356. /*
  357. * The hardware is not ready/present, don't
  358. * touch anything. Note this can happen early
  359. * on if the IRQ is shared.
  360. */
  361. if (test_bit(SC_OP_INVALID, &sc->sc_flags))
  362. return IRQ_NONE;
  363. /* shared irq, not for us */
  364. if (!ath9k_hw_intrpend(ah))
  365. return IRQ_NONE;
  366. if (test_bit(SC_OP_HW_RESET, &sc->sc_flags)) {
  367. ath9k_hw_kill_interrupts(ah);
  368. return IRQ_HANDLED;
  369. }
  370. /*
  371. * Figure out the reason(s) for the interrupt. Note
  372. * that the hal returns a pseudo-ISR that may include
  373. * bits we haven't explicitly enabled so we mask the
  374. * value to insure we only process bits we requested.
  375. */
  376. ath9k_hw_getisr(ah, &status); /* NB: clears ISR too */
  377. status &= ah->imask; /* discard unasked-for bits */
  378. /*
  379. * If there are no status bits set, then this interrupt was not
  380. * for me (should have been caught above).
  381. */
  382. if (!status)
  383. return IRQ_NONE;
  384. /* Cache the status */
  385. sc->intrstatus = status;
  386. if (status & SCHED_INTR)
  387. sched = true;
  388. /*
  389. * If a FATAL or RXORN interrupt is received, we have to reset the
  390. * chip immediately.
  391. */
  392. if ((status & ATH9K_INT_FATAL) || ((status & ATH9K_INT_RXORN) &&
  393. !(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)))
  394. goto chip_reset;
  395. if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
  396. (status & ATH9K_INT_BB_WATCHDOG)) {
  397. spin_lock(&common->cc_lock);
  398. ath_hw_cycle_counters_update(common);
  399. ar9003_hw_bb_watchdog_dbg_info(ah);
  400. spin_unlock(&common->cc_lock);
  401. goto chip_reset;
  402. }
  403. #ifdef CONFIG_PM_SLEEP
  404. if (status & ATH9K_INT_BMISS) {
  405. if (atomic_read(&sc->wow_sleep_proc_intr) == 0) {
  406. ath_dbg(common, ANY, "during WoW we got a BMISS\n");
  407. atomic_inc(&sc->wow_got_bmiss_intr);
  408. atomic_dec(&sc->wow_sleep_proc_intr);
  409. }
  410. }
  411. #endif
  412. if (status & ATH9K_INT_SWBA)
  413. tasklet_schedule(&sc->bcon_tasklet);
  414. if (status & ATH9K_INT_TXURN)
  415. ath9k_hw_updatetxtriglevel(ah, true);
  416. if (status & ATH9K_INT_RXEOL) {
  417. ah->imask &= ~(ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
  418. ath9k_hw_set_interrupts(ah);
  419. }
  420. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
  421. if (status & ATH9K_INT_TIM_TIMER) {
  422. if (ATH_DBG_WARN_ON_ONCE(sc->ps_idle))
  423. goto chip_reset;
  424. /* Clear RxAbort bit so that we can
  425. * receive frames */
  426. ath9k_setpower(sc, ATH9K_PM_AWAKE);
  427. spin_lock(&sc->sc_pm_lock);
  428. ath9k_hw_setrxabort(sc->sc_ah, 0);
  429. sc->ps_flags |= PS_WAIT_FOR_BEACON;
  430. spin_unlock(&sc->sc_pm_lock);
  431. }
  432. chip_reset:
  433. ath_debug_stat_interrupt(sc, status);
  434. if (sched) {
  435. /* turn off every interrupt */
  436. ath9k_hw_disable_interrupts(ah);
  437. tasklet_schedule(&sc->intr_tq);
  438. }
  439. return IRQ_HANDLED;
  440. #undef SCHED_INTR
  441. }
  442. static int ath_reset(struct ath_softc *sc)
  443. {
  444. int i, r;
  445. ath9k_ps_wakeup(sc);
  446. r = ath_reset_internal(sc, NULL);
  447. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  448. if (!ATH_TXQ_SETUP(sc, i))
  449. continue;
  450. spin_lock_bh(&sc->tx.txq[i].axq_lock);
  451. ath_txq_schedule(sc, &sc->tx.txq[i]);
  452. spin_unlock_bh(&sc->tx.txq[i].axq_lock);
  453. }
  454. ath9k_ps_restore(sc);
  455. return r;
  456. }
  457. void ath9k_queue_reset(struct ath_softc *sc, enum ath_reset_type type)
  458. {
  459. #ifdef CONFIG_ATH9K_DEBUGFS
  460. RESET_STAT_INC(sc, type);
  461. #endif
  462. set_bit(SC_OP_HW_RESET, &sc->sc_flags);
  463. ieee80211_queue_work(sc->hw, &sc->hw_reset_work);
  464. }
  465. void ath_reset_work(struct work_struct *work)
  466. {
  467. struct ath_softc *sc = container_of(work, struct ath_softc, hw_reset_work);
  468. ath_reset(sc);
  469. }
  470. /**********************/
  471. /* mac80211 callbacks */
  472. /**********************/
  473. static int ath9k_start(struct ieee80211_hw *hw)
  474. {
  475. struct ath_softc *sc = hw->priv;
  476. struct ath_hw *ah = sc->sc_ah;
  477. struct ath_common *common = ath9k_hw_common(ah);
  478. struct ieee80211_channel *curchan = hw->conf.channel;
  479. struct ath9k_channel *init_channel;
  480. int r;
  481. ath_dbg(common, CONFIG,
  482. "Starting driver with initial channel: %d MHz\n",
  483. curchan->center_freq);
  484. ath9k_ps_wakeup(sc);
  485. mutex_lock(&sc->mutex);
  486. init_channel = ath9k_cmn_get_curchannel(hw, ah);
  487. /* Reset SERDES registers */
  488. ath9k_hw_configpcipowersave(ah, false);
  489. /*
  490. * The basic interface to setting the hardware in a good
  491. * state is ``reset''. On return the hardware is known to
  492. * be powered up and with interrupts disabled. This must
  493. * be followed by initialization of the appropriate bits
  494. * and then setup of the interrupt mask.
  495. */
  496. spin_lock_bh(&sc->sc_pcu_lock);
  497. atomic_set(&ah->intr_ref_cnt, -1);
  498. r = ath9k_hw_reset(ah, init_channel, ah->caldata, false);
  499. if (r) {
  500. ath_err(common,
  501. "Unable to reset hardware; reset status %d (freq %u MHz)\n",
  502. r, curchan->center_freq);
  503. ah->reset_power_on = false;
  504. }
  505. /* Setup our intr mask. */
  506. ah->imask = ATH9K_INT_TX | ATH9K_INT_RXEOL |
  507. ATH9K_INT_RXORN | ATH9K_INT_FATAL |
  508. ATH9K_INT_GLOBAL;
  509. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  510. ah->imask |= ATH9K_INT_RXHP |
  511. ATH9K_INT_RXLP |
  512. ATH9K_INT_BB_WATCHDOG;
  513. else
  514. ah->imask |= ATH9K_INT_RX;
  515. ah->imask |= ATH9K_INT_GTT;
  516. if (ah->caps.hw_caps & ATH9K_HW_CAP_HT)
  517. ah->imask |= ATH9K_INT_CST;
  518. ath_mci_enable(sc);
  519. clear_bit(SC_OP_INVALID, &sc->sc_flags);
  520. sc->sc_ah->is_monitoring = false;
  521. if (!ath_complete_reset(sc, false))
  522. ah->reset_power_on = false;
  523. if (ah->led_pin >= 0) {
  524. ath9k_hw_cfg_output(ah, ah->led_pin,
  525. AR_GPIO_OUTPUT_MUX_AS_OUTPUT);
  526. ath9k_hw_set_gpio(ah, ah->led_pin, 0);
  527. }
  528. /*
  529. * Reset key cache to sane defaults (all entries cleared) instead of
  530. * semi-random values after suspend/resume.
  531. */
  532. ath9k_cmn_init_crypto(sc->sc_ah);
  533. spin_unlock_bh(&sc->sc_pcu_lock);
  534. mutex_unlock(&sc->mutex);
  535. ath9k_ps_restore(sc);
  536. return 0;
  537. }
  538. static void ath9k_tx(struct ieee80211_hw *hw,
  539. struct ieee80211_tx_control *control,
  540. struct sk_buff *skb)
  541. {
  542. struct ath_softc *sc = hw->priv;
  543. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  544. struct ath_tx_control txctl;
  545. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *) skb->data;
  546. unsigned long flags;
  547. if (sc->ps_enabled) {
  548. /*
  549. * mac80211 does not set PM field for normal data frames, so we
  550. * need to update that based on the current PS mode.
  551. */
  552. if (ieee80211_is_data(hdr->frame_control) &&
  553. !ieee80211_is_nullfunc(hdr->frame_control) &&
  554. !ieee80211_has_pm(hdr->frame_control)) {
  555. ath_dbg(common, PS,
  556. "Add PM=1 for a TX frame while in PS mode\n");
  557. hdr->frame_control |= cpu_to_le16(IEEE80211_FCTL_PM);
  558. }
  559. }
  560. if (unlikely(sc->sc_ah->power_mode == ATH9K_PM_NETWORK_SLEEP)) {
  561. /*
  562. * We are using PS-Poll and mac80211 can request TX while in
  563. * power save mode. Need to wake up hardware for the TX to be
  564. * completed and if needed, also for RX of buffered frames.
  565. */
  566. ath9k_ps_wakeup(sc);
  567. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  568. if (!(sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
  569. ath9k_hw_setrxabort(sc->sc_ah, 0);
  570. if (ieee80211_is_pspoll(hdr->frame_control)) {
  571. ath_dbg(common, PS,
  572. "Sending PS-Poll to pick a buffered frame\n");
  573. sc->ps_flags |= PS_WAIT_FOR_PSPOLL_DATA;
  574. } else {
  575. ath_dbg(common, PS, "Wake up to complete TX\n");
  576. sc->ps_flags |= PS_WAIT_FOR_TX_ACK;
  577. }
  578. /*
  579. * The actual restore operation will happen only after
  580. * the ps_flags bit is cleared. We are just dropping
  581. * the ps_usecount here.
  582. */
  583. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  584. ath9k_ps_restore(sc);
  585. }
  586. /*
  587. * Cannot tx while the hardware is in full sleep, it first needs a full
  588. * chip reset to recover from that
  589. */
  590. if (unlikely(sc->sc_ah->power_mode == ATH9K_PM_FULL_SLEEP)) {
  591. ath_err(common, "TX while HW is in FULL_SLEEP mode\n");
  592. goto exit;
  593. }
  594. memset(&txctl, 0, sizeof(struct ath_tx_control));
  595. txctl.txq = sc->tx.txq_map[skb_get_queue_mapping(skb)];
  596. txctl.sta = control->sta;
  597. ath_dbg(common, XMIT, "transmitting packet, skb: %p\n", skb);
  598. if (ath_tx_start(hw, skb, &txctl) != 0) {
  599. ath_dbg(common, XMIT, "TX failed\n");
  600. TX_STAT_INC(txctl.txq->axq_qnum, txfailed);
  601. goto exit;
  602. }
  603. return;
  604. exit:
  605. ieee80211_free_txskb(hw, skb);
  606. }
  607. static void ath9k_stop(struct ieee80211_hw *hw)
  608. {
  609. struct ath_softc *sc = hw->priv;
  610. struct ath_hw *ah = sc->sc_ah;
  611. struct ath_common *common = ath9k_hw_common(ah);
  612. bool prev_idle;
  613. mutex_lock(&sc->mutex);
  614. ath_cancel_work(sc);
  615. del_timer_sync(&sc->rx_poll_timer);
  616. if (test_bit(SC_OP_INVALID, &sc->sc_flags)) {
  617. ath_dbg(common, ANY, "Device not present\n");
  618. mutex_unlock(&sc->mutex);
  619. return;
  620. }
  621. /* Ensure HW is awake when we try to shut it down. */
  622. ath9k_ps_wakeup(sc);
  623. spin_lock_bh(&sc->sc_pcu_lock);
  624. /* prevent tasklets to enable interrupts once we disable them */
  625. ah->imask &= ~ATH9K_INT_GLOBAL;
  626. /* make sure h/w will not generate any interrupt
  627. * before setting the invalid flag. */
  628. ath9k_hw_disable_interrupts(ah);
  629. spin_unlock_bh(&sc->sc_pcu_lock);
  630. /* we can now sync irq and kill any running tasklets, since we already
  631. * disabled interrupts and not holding a spin lock */
  632. synchronize_irq(sc->irq);
  633. tasklet_kill(&sc->intr_tq);
  634. tasklet_kill(&sc->bcon_tasklet);
  635. prev_idle = sc->ps_idle;
  636. sc->ps_idle = true;
  637. spin_lock_bh(&sc->sc_pcu_lock);
  638. if (ah->led_pin >= 0) {
  639. ath9k_hw_set_gpio(ah, ah->led_pin, 1);
  640. ath9k_hw_cfg_gpio_input(ah, ah->led_pin);
  641. }
  642. ath_prepare_reset(sc);
  643. if (sc->rx.frag) {
  644. dev_kfree_skb_any(sc->rx.frag);
  645. sc->rx.frag = NULL;
  646. }
  647. if (!ah->curchan)
  648. ah->curchan = ath9k_cmn_get_curchannel(hw, ah);
  649. ath9k_hw_reset(ah, ah->curchan, ah->caldata, false);
  650. ath9k_hw_phy_disable(ah);
  651. ath9k_hw_configpcipowersave(ah, true);
  652. spin_unlock_bh(&sc->sc_pcu_lock);
  653. ath9k_ps_restore(sc);
  654. set_bit(SC_OP_INVALID, &sc->sc_flags);
  655. sc->ps_idle = prev_idle;
  656. mutex_unlock(&sc->mutex);
  657. ath_dbg(common, CONFIG, "Driver halt\n");
  658. }
  659. bool ath9k_uses_beacons(int type)
  660. {
  661. switch (type) {
  662. case NL80211_IFTYPE_AP:
  663. case NL80211_IFTYPE_ADHOC:
  664. case NL80211_IFTYPE_MESH_POINT:
  665. return true;
  666. default:
  667. return false;
  668. }
  669. }
  670. static void ath9k_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  671. {
  672. struct ath9k_vif_iter_data *iter_data = data;
  673. int i;
  674. if (iter_data->hw_macaddr)
  675. for (i = 0; i < ETH_ALEN; i++)
  676. iter_data->mask[i] &=
  677. ~(iter_data->hw_macaddr[i] ^ mac[i]);
  678. switch (vif->type) {
  679. case NL80211_IFTYPE_AP:
  680. iter_data->naps++;
  681. break;
  682. case NL80211_IFTYPE_STATION:
  683. iter_data->nstations++;
  684. break;
  685. case NL80211_IFTYPE_ADHOC:
  686. iter_data->nadhocs++;
  687. break;
  688. case NL80211_IFTYPE_MESH_POINT:
  689. iter_data->nmeshes++;
  690. break;
  691. case NL80211_IFTYPE_WDS:
  692. iter_data->nwds++;
  693. break;
  694. default:
  695. break;
  696. }
  697. }
  698. static void ath9k_sta_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  699. {
  700. struct ath_softc *sc = data;
  701. struct ath_vif *avp = (void *)vif->drv_priv;
  702. if (vif->type != NL80211_IFTYPE_STATION)
  703. return;
  704. if (avp->primary_sta_vif)
  705. ath9k_set_assoc_state(sc, vif);
  706. }
  707. /* Called with sc->mutex held. */
  708. void ath9k_calculate_iter_data(struct ieee80211_hw *hw,
  709. struct ieee80211_vif *vif,
  710. struct ath9k_vif_iter_data *iter_data)
  711. {
  712. struct ath_softc *sc = hw->priv;
  713. struct ath_hw *ah = sc->sc_ah;
  714. struct ath_common *common = ath9k_hw_common(ah);
  715. /*
  716. * Use the hardware MAC address as reference, the hardware uses it
  717. * together with the BSSID mask when matching addresses.
  718. */
  719. memset(iter_data, 0, sizeof(*iter_data));
  720. iter_data->hw_macaddr = common->macaddr;
  721. memset(&iter_data->mask, 0xff, ETH_ALEN);
  722. if (vif)
  723. ath9k_vif_iter(iter_data, vif->addr, vif);
  724. /* Get list of all active MAC addresses */
  725. ieee80211_iterate_active_interfaces_atomic(
  726. sc->hw, IEEE80211_IFACE_ITER_RESUME_ALL,
  727. ath9k_vif_iter, iter_data);
  728. }
  729. /* Called with sc->mutex held. */
  730. static void ath9k_calculate_summary_state(struct ieee80211_hw *hw,
  731. struct ieee80211_vif *vif)
  732. {
  733. struct ath_softc *sc = hw->priv;
  734. struct ath_hw *ah = sc->sc_ah;
  735. struct ath_common *common = ath9k_hw_common(ah);
  736. struct ath9k_vif_iter_data iter_data;
  737. enum nl80211_iftype old_opmode = ah->opmode;
  738. ath9k_calculate_iter_data(hw, vif, &iter_data);
  739. memcpy(common->bssidmask, iter_data.mask, ETH_ALEN);
  740. ath_hw_setbssidmask(common);
  741. if (iter_data.naps > 0) {
  742. ath9k_hw_set_tsfadjust(ah, true);
  743. ah->opmode = NL80211_IFTYPE_AP;
  744. } else {
  745. ath9k_hw_set_tsfadjust(ah, false);
  746. if (iter_data.nmeshes)
  747. ah->opmode = NL80211_IFTYPE_MESH_POINT;
  748. else if (iter_data.nwds)
  749. ah->opmode = NL80211_IFTYPE_AP;
  750. else if (iter_data.nadhocs)
  751. ah->opmode = NL80211_IFTYPE_ADHOC;
  752. else
  753. ah->opmode = NL80211_IFTYPE_STATION;
  754. }
  755. ath9k_hw_setopmode(ah);
  756. if ((iter_data.nstations + iter_data.nadhocs + iter_data.nmeshes) > 0)
  757. ah->imask |= ATH9K_INT_TSFOOR;
  758. else
  759. ah->imask &= ~ATH9K_INT_TSFOOR;
  760. ath9k_hw_set_interrupts(ah);
  761. /*
  762. * If we are changing the opmode to STATION,
  763. * a beacon sync needs to be done.
  764. */
  765. if (ah->opmode == NL80211_IFTYPE_STATION &&
  766. old_opmode == NL80211_IFTYPE_AP &&
  767. test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags)) {
  768. ieee80211_iterate_active_interfaces_atomic(
  769. sc->hw, IEEE80211_IFACE_ITER_RESUME_ALL,
  770. ath9k_sta_vif_iter, sc);
  771. }
  772. }
  773. static int ath9k_add_interface(struct ieee80211_hw *hw,
  774. struct ieee80211_vif *vif)
  775. {
  776. struct ath_softc *sc = hw->priv;
  777. struct ath_hw *ah = sc->sc_ah;
  778. struct ath_common *common = ath9k_hw_common(ah);
  779. mutex_lock(&sc->mutex);
  780. ath_dbg(common, CONFIG, "Attach a VIF of type: %d\n", vif->type);
  781. sc->nvifs++;
  782. ath9k_ps_wakeup(sc);
  783. ath9k_calculate_summary_state(hw, vif);
  784. ath9k_ps_restore(sc);
  785. if (ath9k_uses_beacons(vif->type))
  786. ath9k_beacon_assign_slot(sc, vif);
  787. mutex_unlock(&sc->mutex);
  788. return 0;
  789. }
  790. static int ath9k_change_interface(struct ieee80211_hw *hw,
  791. struct ieee80211_vif *vif,
  792. enum nl80211_iftype new_type,
  793. bool p2p)
  794. {
  795. struct ath_softc *sc = hw->priv;
  796. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  797. ath_dbg(common, CONFIG, "Change Interface\n");
  798. mutex_lock(&sc->mutex);
  799. if (ath9k_uses_beacons(vif->type))
  800. ath9k_beacon_remove_slot(sc, vif);
  801. vif->type = new_type;
  802. vif->p2p = p2p;
  803. ath9k_ps_wakeup(sc);
  804. ath9k_calculate_summary_state(hw, vif);
  805. ath9k_ps_restore(sc);
  806. if (ath9k_uses_beacons(vif->type))
  807. ath9k_beacon_assign_slot(sc, vif);
  808. mutex_unlock(&sc->mutex);
  809. return 0;
  810. }
  811. static void ath9k_remove_interface(struct ieee80211_hw *hw,
  812. struct ieee80211_vif *vif)
  813. {
  814. struct ath_softc *sc = hw->priv;
  815. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  816. ath_dbg(common, CONFIG, "Detach Interface\n");
  817. mutex_lock(&sc->mutex);
  818. sc->nvifs--;
  819. if (ath9k_uses_beacons(vif->type))
  820. ath9k_beacon_remove_slot(sc, vif);
  821. ath9k_ps_wakeup(sc);
  822. ath9k_calculate_summary_state(hw, NULL);
  823. ath9k_ps_restore(sc);
  824. mutex_unlock(&sc->mutex);
  825. }
  826. static void ath9k_enable_ps(struct ath_softc *sc)
  827. {
  828. struct ath_hw *ah = sc->sc_ah;
  829. struct ath_common *common = ath9k_hw_common(ah);
  830. sc->ps_enabled = true;
  831. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
  832. if ((ah->imask & ATH9K_INT_TIM_TIMER) == 0) {
  833. ah->imask |= ATH9K_INT_TIM_TIMER;
  834. ath9k_hw_set_interrupts(ah);
  835. }
  836. ath9k_hw_setrxabort(ah, 1);
  837. }
  838. ath_dbg(common, PS, "PowerSave enabled\n");
  839. }
  840. static void ath9k_disable_ps(struct ath_softc *sc)
  841. {
  842. struct ath_hw *ah = sc->sc_ah;
  843. struct ath_common *common = ath9k_hw_common(ah);
  844. sc->ps_enabled = false;
  845. ath9k_hw_setpower(ah, ATH9K_PM_AWAKE);
  846. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
  847. ath9k_hw_setrxabort(ah, 0);
  848. sc->ps_flags &= ~(PS_WAIT_FOR_BEACON |
  849. PS_WAIT_FOR_CAB |
  850. PS_WAIT_FOR_PSPOLL_DATA |
  851. PS_WAIT_FOR_TX_ACK);
  852. if (ah->imask & ATH9K_INT_TIM_TIMER) {
  853. ah->imask &= ~ATH9K_INT_TIM_TIMER;
  854. ath9k_hw_set_interrupts(ah);
  855. }
  856. }
  857. ath_dbg(common, PS, "PowerSave disabled\n");
  858. }
  859. void ath9k_spectral_scan_trigger(struct ieee80211_hw *hw)
  860. {
  861. struct ath_softc *sc = hw->priv;
  862. struct ath_hw *ah = sc->sc_ah;
  863. struct ath_common *common = ath9k_hw_common(ah);
  864. u32 rxfilter;
  865. if (!ath9k_hw_ops(ah)->spectral_scan_trigger) {
  866. ath_err(common, "spectrum analyzer not implemented on this hardware\n");
  867. return;
  868. }
  869. ath9k_ps_wakeup(sc);
  870. rxfilter = ath9k_hw_getrxfilter(ah);
  871. ath9k_hw_setrxfilter(ah, rxfilter |
  872. ATH9K_RX_FILTER_PHYRADAR |
  873. ATH9K_RX_FILTER_PHYERR);
  874. /* TODO: usually this should not be neccesary, but for some reason
  875. * (or in some mode?) the trigger must be called after the
  876. * configuration, otherwise the register will have its values reset
  877. * (on my ar9220 to value 0x01002310)
  878. */
  879. ath9k_spectral_scan_config(hw, sc->spectral_mode);
  880. ath9k_hw_ops(ah)->spectral_scan_trigger(ah);
  881. ath9k_ps_restore(sc);
  882. }
  883. int ath9k_spectral_scan_config(struct ieee80211_hw *hw,
  884. enum spectral_mode spectral_mode)
  885. {
  886. struct ath_softc *sc = hw->priv;
  887. struct ath_hw *ah = sc->sc_ah;
  888. struct ath_common *common = ath9k_hw_common(ah);
  889. struct ath_spec_scan param;
  890. if (!ath9k_hw_ops(ah)->spectral_scan_trigger) {
  891. ath_err(common, "spectrum analyzer not implemented on this hardware\n");
  892. return -1;
  893. }
  894. /* NOTE: this will generate a few samples ...
  895. *
  896. * TODO: review default parameters, and/or define an interface to set
  897. * them.
  898. */
  899. param.enabled = 1;
  900. param.short_repeat = true;
  901. param.count = 8;
  902. param.endless = false;
  903. param.period = 0xFF;
  904. param.fft_period = 0xF;
  905. switch (spectral_mode) {
  906. case SPECTRAL_DISABLED:
  907. param.enabled = 0;
  908. break;
  909. case SPECTRAL_BACKGROUND:
  910. /* send endless samples.
  911. * TODO: is this really useful for "background"?
  912. */
  913. param.endless = 1;
  914. break;
  915. case SPECTRAL_CHANSCAN:
  916. break;
  917. case SPECTRAL_MANUAL:
  918. break;
  919. default:
  920. return -1;
  921. }
  922. ath9k_ps_wakeup(sc);
  923. ath9k_hw_ops(ah)->spectral_scan_config(ah, &param);
  924. ath9k_ps_restore(sc);
  925. sc->spectral_mode = spectral_mode;
  926. return 0;
  927. }
  928. static int ath9k_config(struct ieee80211_hw *hw, u32 changed)
  929. {
  930. struct ath_softc *sc = hw->priv;
  931. struct ath_hw *ah = sc->sc_ah;
  932. struct ath_common *common = ath9k_hw_common(ah);
  933. struct ieee80211_conf *conf = &hw->conf;
  934. bool reset_channel = false;
  935. ath9k_ps_wakeup(sc);
  936. mutex_lock(&sc->mutex);
  937. if (changed & IEEE80211_CONF_CHANGE_IDLE) {
  938. sc->ps_idle = !!(conf->flags & IEEE80211_CONF_IDLE);
  939. if (sc->ps_idle) {
  940. ath_cancel_work(sc);
  941. ath9k_stop_btcoex(sc);
  942. } else {
  943. ath9k_start_btcoex(sc);
  944. /*
  945. * The chip needs a reset to properly wake up from
  946. * full sleep
  947. */
  948. reset_channel = ah->chip_fullsleep;
  949. }
  950. }
  951. /*
  952. * We just prepare to enable PS. We have to wait until our AP has
  953. * ACK'd our null data frame to disable RX otherwise we'll ignore
  954. * those ACKs and end up retransmitting the same null data frames.
  955. * IEEE80211_CONF_CHANGE_PS is only passed by mac80211 for STA mode.
  956. */
  957. if (changed & IEEE80211_CONF_CHANGE_PS) {
  958. unsigned long flags;
  959. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  960. if (conf->flags & IEEE80211_CONF_PS)
  961. ath9k_enable_ps(sc);
  962. else
  963. ath9k_disable_ps(sc);
  964. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  965. }
  966. if (changed & IEEE80211_CONF_CHANGE_MONITOR) {
  967. if (conf->flags & IEEE80211_CONF_MONITOR) {
  968. ath_dbg(common, CONFIG, "Monitor mode is enabled\n");
  969. sc->sc_ah->is_monitoring = true;
  970. } else {
  971. ath_dbg(common, CONFIG, "Monitor mode is disabled\n");
  972. sc->sc_ah->is_monitoring = false;
  973. }
  974. }
  975. if ((changed & IEEE80211_CONF_CHANGE_CHANNEL) || reset_channel) {
  976. struct ieee80211_channel *curchan = hw->conf.channel;
  977. int pos = curchan->hw_value;
  978. int old_pos = -1;
  979. unsigned long flags;
  980. if (ah->curchan)
  981. old_pos = ah->curchan - &ah->channels[0];
  982. ath_dbg(common, CONFIG, "Set channel: %d MHz type: %d\n",
  983. curchan->center_freq, conf->channel_type);
  984. /* update survey stats for the old channel before switching */
  985. spin_lock_irqsave(&common->cc_lock, flags);
  986. ath_update_survey_stats(sc);
  987. spin_unlock_irqrestore(&common->cc_lock, flags);
  988. /*
  989. * Preserve the current channel values, before updating
  990. * the same channel
  991. */
  992. if (ah->curchan && (old_pos == pos))
  993. ath9k_hw_getnf(ah, ah->curchan);
  994. ath9k_cmn_update_ichannel(&sc->sc_ah->channels[pos],
  995. curchan, conf->channel_type);
  996. /*
  997. * If the operating channel changes, change the survey in-use flags
  998. * along with it.
  999. * Reset the survey data for the new channel, unless we're switching
  1000. * back to the operating channel from an off-channel operation.
  1001. */
  1002. if (!(hw->conf.flags & IEEE80211_CONF_OFFCHANNEL) &&
  1003. sc->cur_survey != &sc->survey[pos]) {
  1004. if (sc->cur_survey)
  1005. sc->cur_survey->filled &= ~SURVEY_INFO_IN_USE;
  1006. sc->cur_survey = &sc->survey[pos];
  1007. memset(sc->cur_survey, 0, sizeof(struct survey_info));
  1008. sc->cur_survey->filled |= SURVEY_INFO_IN_USE;
  1009. } else if (!(sc->survey[pos].filled & SURVEY_INFO_IN_USE)) {
  1010. memset(&sc->survey[pos], 0, sizeof(struct survey_info));
  1011. }
  1012. if (ath_set_channel(sc, hw, &sc->sc_ah->channels[pos]) < 0) {
  1013. ath_err(common, "Unable to set channel\n");
  1014. mutex_unlock(&sc->mutex);
  1015. ath9k_ps_restore(sc);
  1016. return -EINVAL;
  1017. }
  1018. /*
  1019. * The most recent snapshot of channel->noisefloor for the old
  1020. * channel is only available after the hardware reset. Copy it to
  1021. * the survey stats now.
  1022. */
  1023. if (old_pos >= 0)
  1024. ath_update_survey_nf(sc, old_pos);
  1025. /* perform spectral scan if requested. */
  1026. if (sc->scanning && sc->spectral_mode == SPECTRAL_CHANSCAN)
  1027. ath9k_spectral_scan_trigger(hw);
  1028. }
  1029. if (changed & IEEE80211_CONF_CHANGE_POWER) {
  1030. ath_dbg(common, CONFIG, "Set power: %d\n", conf->power_level);
  1031. sc->config.txpowlimit = 2 * conf->power_level;
  1032. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  1033. sc->config.txpowlimit, &sc->curtxpow);
  1034. }
  1035. mutex_unlock(&sc->mutex);
  1036. ath9k_ps_restore(sc);
  1037. return 0;
  1038. }
  1039. #define SUPPORTED_FILTERS \
  1040. (FIF_PROMISC_IN_BSS | \
  1041. FIF_ALLMULTI | \
  1042. FIF_CONTROL | \
  1043. FIF_PSPOLL | \
  1044. FIF_OTHER_BSS | \
  1045. FIF_BCN_PRBRESP_PROMISC | \
  1046. FIF_PROBE_REQ | \
  1047. FIF_FCSFAIL)
  1048. /* FIXME: sc->sc_full_reset ? */
  1049. static void ath9k_configure_filter(struct ieee80211_hw *hw,
  1050. unsigned int changed_flags,
  1051. unsigned int *total_flags,
  1052. u64 multicast)
  1053. {
  1054. struct ath_softc *sc = hw->priv;
  1055. u32 rfilt;
  1056. changed_flags &= SUPPORTED_FILTERS;
  1057. *total_flags &= SUPPORTED_FILTERS;
  1058. sc->rx.rxfilter = *total_flags;
  1059. ath9k_ps_wakeup(sc);
  1060. rfilt = ath_calcrxfilter(sc);
  1061. ath9k_hw_setrxfilter(sc->sc_ah, rfilt);
  1062. ath9k_ps_restore(sc);
  1063. ath_dbg(ath9k_hw_common(sc->sc_ah), CONFIG, "Set HW RX filter: 0x%x\n",
  1064. rfilt);
  1065. }
  1066. static int ath9k_sta_add(struct ieee80211_hw *hw,
  1067. struct ieee80211_vif *vif,
  1068. struct ieee80211_sta *sta)
  1069. {
  1070. struct ath_softc *sc = hw->priv;
  1071. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1072. struct ath_node *an = (struct ath_node *) sta->drv_priv;
  1073. struct ieee80211_key_conf ps_key = { };
  1074. ath_node_attach(sc, sta, vif);
  1075. if (vif->type != NL80211_IFTYPE_AP &&
  1076. vif->type != NL80211_IFTYPE_AP_VLAN)
  1077. return 0;
  1078. an->ps_key = ath_key_config(common, vif, sta, &ps_key);
  1079. return 0;
  1080. }
  1081. static void ath9k_del_ps_key(struct ath_softc *sc,
  1082. struct ieee80211_vif *vif,
  1083. struct ieee80211_sta *sta)
  1084. {
  1085. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1086. struct ath_node *an = (struct ath_node *) sta->drv_priv;
  1087. struct ieee80211_key_conf ps_key = { .hw_key_idx = an->ps_key };
  1088. if (!an->ps_key)
  1089. return;
  1090. ath_key_delete(common, &ps_key);
  1091. }
  1092. static int ath9k_sta_remove(struct ieee80211_hw *hw,
  1093. struct ieee80211_vif *vif,
  1094. struct ieee80211_sta *sta)
  1095. {
  1096. struct ath_softc *sc = hw->priv;
  1097. ath9k_del_ps_key(sc, vif, sta);
  1098. ath_node_detach(sc, sta);
  1099. return 0;
  1100. }
  1101. static void ath9k_sta_notify(struct ieee80211_hw *hw,
  1102. struct ieee80211_vif *vif,
  1103. enum sta_notify_cmd cmd,
  1104. struct ieee80211_sta *sta)
  1105. {
  1106. struct ath_softc *sc = hw->priv;
  1107. struct ath_node *an = (struct ath_node *) sta->drv_priv;
  1108. if (!sta->ht_cap.ht_supported)
  1109. return;
  1110. switch (cmd) {
  1111. case STA_NOTIFY_SLEEP:
  1112. an->sleeping = true;
  1113. ath_tx_aggr_sleep(sta, sc, an);
  1114. break;
  1115. case STA_NOTIFY_AWAKE:
  1116. an->sleeping = false;
  1117. ath_tx_aggr_wakeup(sc, an);
  1118. break;
  1119. }
  1120. }
  1121. static int ath9k_conf_tx(struct ieee80211_hw *hw,
  1122. struct ieee80211_vif *vif, u16 queue,
  1123. const struct ieee80211_tx_queue_params *params)
  1124. {
  1125. struct ath_softc *sc = hw->priv;
  1126. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1127. struct ath_txq *txq;
  1128. struct ath9k_tx_queue_info qi;
  1129. int ret = 0;
  1130. if (queue >= IEEE80211_NUM_ACS)
  1131. return 0;
  1132. txq = sc->tx.txq_map[queue];
  1133. ath9k_ps_wakeup(sc);
  1134. mutex_lock(&sc->mutex);
  1135. memset(&qi, 0, sizeof(struct ath9k_tx_queue_info));
  1136. qi.tqi_aifs = params->aifs;
  1137. qi.tqi_cwmin = params->cw_min;
  1138. qi.tqi_cwmax = params->cw_max;
  1139. qi.tqi_burstTime = params->txop * 32;
  1140. ath_dbg(common, CONFIG,
  1141. "Configure tx [queue/halq] [%d/%d], aifs: %d, cw_min: %d, cw_max: %d, txop: %d\n",
  1142. queue, txq->axq_qnum, params->aifs, params->cw_min,
  1143. params->cw_max, params->txop);
  1144. ath_update_max_aggr_framelen(sc, queue, qi.tqi_burstTime);
  1145. ret = ath_txq_update(sc, txq->axq_qnum, &qi);
  1146. if (ret)
  1147. ath_err(common, "TXQ Update failed\n");
  1148. mutex_unlock(&sc->mutex);
  1149. ath9k_ps_restore(sc);
  1150. return ret;
  1151. }
  1152. static int ath9k_set_key(struct ieee80211_hw *hw,
  1153. enum set_key_cmd cmd,
  1154. struct ieee80211_vif *vif,
  1155. struct ieee80211_sta *sta,
  1156. struct ieee80211_key_conf *key)
  1157. {
  1158. struct ath_softc *sc = hw->priv;
  1159. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1160. int ret = 0;
  1161. if (ath9k_modparam_nohwcrypt)
  1162. return -ENOSPC;
  1163. if ((vif->type == NL80211_IFTYPE_ADHOC ||
  1164. vif->type == NL80211_IFTYPE_MESH_POINT) &&
  1165. (key->cipher == WLAN_CIPHER_SUITE_TKIP ||
  1166. key->cipher == WLAN_CIPHER_SUITE_CCMP) &&
  1167. !(key->flags & IEEE80211_KEY_FLAG_PAIRWISE)) {
  1168. /*
  1169. * For now, disable hw crypto for the RSN IBSS group keys. This
  1170. * could be optimized in the future to use a modified key cache
  1171. * design to support per-STA RX GTK, but until that gets
  1172. * implemented, use of software crypto for group addressed
  1173. * frames is a acceptable to allow RSN IBSS to be used.
  1174. */
  1175. return -EOPNOTSUPP;
  1176. }
  1177. mutex_lock(&sc->mutex);
  1178. ath9k_ps_wakeup(sc);
  1179. ath_dbg(common, CONFIG, "Set HW Key\n");
  1180. switch (cmd) {
  1181. case SET_KEY:
  1182. if (sta)
  1183. ath9k_del_ps_key(sc, vif, sta);
  1184. ret = ath_key_config(common, vif, sta, key);
  1185. if (ret >= 0) {
  1186. key->hw_key_idx = ret;
  1187. /* push IV and Michael MIC generation to stack */
  1188. key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  1189. if (key->cipher == WLAN_CIPHER_SUITE_TKIP)
  1190. key->flags |= IEEE80211_KEY_FLAG_GENERATE_MMIC;
  1191. if (sc->sc_ah->sw_mgmt_crypto &&
  1192. key->cipher == WLAN_CIPHER_SUITE_CCMP)
  1193. key->flags |= IEEE80211_KEY_FLAG_SW_MGMT_TX;
  1194. ret = 0;
  1195. }
  1196. break;
  1197. case DISABLE_KEY:
  1198. ath_key_delete(common, key);
  1199. break;
  1200. default:
  1201. ret = -EINVAL;
  1202. }
  1203. ath9k_ps_restore(sc);
  1204. mutex_unlock(&sc->mutex);
  1205. return ret;
  1206. }
  1207. static void ath9k_set_assoc_state(struct ath_softc *sc,
  1208. struct ieee80211_vif *vif)
  1209. {
  1210. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1211. struct ath_vif *avp = (void *)vif->drv_priv;
  1212. struct ieee80211_bss_conf *bss_conf = &vif->bss_conf;
  1213. unsigned long flags;
  1214. set_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags);
  1215. avp->primary_sta_vif = true;
  1216. /*
  1217. * Set the AID, BSSID and do beacon-sync only when
  1218. * the HW opmode is STATION.
  1219. *
  1220. * But the primary bit is set above in any case.
  1221. */
  1222. if (sc->sc_ah->opmode != NL80211_IFTYPE_STATION)
  1223. return;
  1224. memcpy(common->curbssid, bss_conf->bssid, ETH_ALEN);
  1225. common->curaid = bss_conf->aid;
  1226. ath9k_hw_write_associd(sc->sc_ah);
  1227. sc->last_rssi = ATH_RSSI_DUMMY_MARKER;
  1228. sc->sc_ah->stats.avgbrssi = ATH_RSSI_DUMMY_MARKER;
  1229. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  1230. sc->ps_flags |= PS_BEACON_SYNC | PS_WAIT_FOR_BEACON;
  1231. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  1232. if (ath9k_hw_mci_is_enabled(sc->sc_ah))
  1233. ath9k_mci_update_wlan_channels(sc, false);
  1234. ath_dbg(common, CONFIG,
  1235. "Primary Station interface: %pM, BSSID: %pM\n",
  1236. vif->addr, common->curbssid);
  1237. }
  1238. static void ath9k_bss_assoc_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  1239. {
  1240. struct ath_softc *sc = data;
  1241. struct ieee80211_bss_conf *bss_conf = &vif->bss_conf;
  1242. if (test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags))
  1243. return;
  1244. if (bss_conf->assoc)
  1245. ath9k_set_assoc_state(sc, vif);
  1246. }
  1247. static void ath9k_bss_info_changed(struct ieee80211_hw *hw,
  1248. struct ieee80211_vif *vif,
  1249. struct ieee80211_bss_conf *bss_conf,
  1250. u32 changed)
  1251. {
  1252. #define CHECK_ANI \
  1253. (BSS_CHANGED_ASSOC | \
  1254. BSS_CHANGED_IBSS | \
  1255. BSS_CHANGED_BEACON_ENABLED)
  1256. struct ath_softc *sc = hw->priv;
  1257. struct ath_hw *ah = sc->sc_ah;
  1258. struct ath_common *common = ath9k_hw_common(ah);
  1259. struct ath_vif *avp = (void *)vif->drv_priv;
  1260. int slottime;
  1261. ath9k_ps_wakeup(sc);
  1262. mutex_lock(&sc->mutex);
  1263. if (changed & BSS_CHANGED_ASSOC) {
  1264. ath_dbg(common, CONFIG, "BSSID %pM Changed ASSOC %d\n",
  1265. bss_conf->bssid, bss_conf->assoc);
  1266. if (avp->primary_sta_vif && !bss_conf->assoc) {
  1267. clear_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags);
  1268. avp->primary_sta_vif = false;
  1269. if (ah->opmode == NL80211_IFTYPE_STATION)
  1270. clear_bit(SC_OP_BEACONS, &sc->sc_flags);
  1271. }
  1272. ieee80211_iterate_active_interfaces_atomic(
  1273. sc->hw, IEEE80211_IFACE_ITER_RESUME_ALL,
  1274. ath9k_bss_assoc_iter, sc);
  1275. if (!test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags) &&
  1276. ah->opmode == NL80211_IFTYPE_STATION) {
  1277. memset(common->curbssid, 0, ETH_ALEN);
  1278. common->curaid = 0;
  1279. ath9k_hw_write_associd(sc->sc_ah);
  1280. if (ath9k_hw_mci_is_enabled(sc->sc_ah))
  1281. ath9k_mci_update_wlan_channels(sc, true);
  1282. }
  1283. }
  1284. if (changed & BSS_CHANGED_IBSS) {
  1285. memcpy(common->curbssid, bss_conf->bssid, ETH_ALEN);
  1286. common->curaid = bss_conf->aid;
  1287. ath9k_hw_write_associd(sc->sc_ah);
  1288. }
  1289. if ((changed & BSS_CHANGED_BEACON_ENABLED) ||
  1290. (changed & BSS_CHANGED_BEACON_INT)) {
  1291. if (ah->opmode == NL80211_IFTYPE_AP &&
  1292. bss_conf->enable_beacon)
  1293. ath9k_set_tsfadjust(sc, vif);
  1294. if (ath9k_allow_beacon_config(sc, vif))
  1295. ath9k_beacon_config(sc, vif, changed);
  1296. }
  1297. if (changed & BSS_CHANGED_ERP_SLOT) {
  1298. if (bss_conf->use_short_slot)
  1299. slottime = 9;
  1300. else
  1301. slottime = 20;
  1302. if (vif->type == NL80211_IFTYPE_AP) {
  1303. /*
  1304. * Defer update, so that connected stations can adjust
  1305. * their settings at the same time.
  1306. * See beacon.c for more details
  1307. */
  1308. sc->beacon.slottime = slottime;
  1309. sc->beacon.updateslot = UPDATE;
  1310. } else {
  1311. ah->slottime = slottime;
  1312. ath9k_hw_init_global_settings(ah);
  1313. }
  1314. }
  1315. if (changed & CHECK_ANI)
  1316. ath_check_ani(sc);
  1317. mutex_unlock(&sc->mutex);
  1318. ath9k_ps_restore(sc);
  1319. #undef CHECK_ANI
  1320. }
  1321. static u64 ath9k_get_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
  1322. {
  1323. struct ath_softc *sc = hw->priv;
  1324. u64 tsf;
  1325. mutex_lock(&sc->mutex);
  1326. ath9k_ps_wakeup(sc);
  1327. tsf = ath9k_hw_gettsf64(sc->sc_ah);
  1328. ath9k_ps_restore(sc);
  1329. mutex_unlock(&sc->mutex);
  1330. return tsf;
  1331. }
  1332. static void ath9k_set_tsf(struct ieee80211_hw *hw,
  1333. struct ieee80211_vif *vif,
  1334. u64 tsf)
  1335. {
  1336. struct ath_softc *sc = hw->priv;
  1337. mutex_lock(&sc->mutex);
  1338. ath9k_ps_wakeup(sc);
  1339. ath9k_hw_settsf64(sc->sc_ah, tsf);
  1340. ath9k_ps_restore(sc);
  1341. mutex_unlock(&sc->mutex);
  1342. }
  1343. static void ath9k_reset_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
  1344. {
  1345. struct ath_softc *sc = hw->priv;
  1346. mutex_lock(&sc->mutex);
  1347. ath9k_ps_wakeup(sc);
  1348. ath9k_hw_reset_tsf(sc->sc_ah);
  1349. ath9k_ps_restore(sc);
  1350. mutex_unlock(&sc->mutex);
  1351. }
  1352. static int ath9k_ampdu_action(struct ieee80211_hw *hw,
  1353. struct ieee80211_vif *vif,
  1354. enum ieee80211_ampdu_mlme_action action,
  1355. struct ieee80211_sta *sta,
  1356. u16 tid, u16 *ssn, u8 buf_size)
  1357. {
  1358. struct ath_softc *sc = hw->priv;
  1359. int ret = 0;
  1360. local_bh_disable();
  1361. switch (action) {
  1362. case IEEE80211_AMPDU_RX_START:
  1363. break;
  1364. case IEEE80211_AMPDU_RX_STOP:
  1365. break;
  1366. case IEEE80211_AMPDU_TX_START:
  1367. ath9k_ps_wakeup(sc);
  1368. ret = ath_tx_aggr_start(sc, sta, tid, ssn);
  1369. if (!ret)
  1370. ieee80211_start_tx_ba_cb_irqsafe(vif, sta->addr, tid);
  1371. ath9k_ps_restore(sc);
  1372. break;
  1373. case IEEE80211_AMPDU_TX_STOP_CONT:
  1374. case IEEE80211_AMPDU_TX_STOP_FLUSH:
  1375. case IEEE80211_AMPDU_TX_STOP_FLUSH_CONT:
  1376. ath9k_ps_wakeup(sc);
  1377. ath_tx_aggr_stop(sc, sta, tid);
  1378. ieee80211_stop_tx_ba_cb_irqsafe(vif, sta->addr, tid);
  1379. ath9k_ps_restore(sc);
  1380. break;
  1381. case IEEE80211_AMPDU_TX_OPERATIONAL:
  1382. ath9k_ps_wakeup(sc);
  1383. ath_tx_aggr_resume(sc, sta, tid);
  1384. ath9k_ps_restore(sc);
  1385. break;
  1386. default:
  1387. ath_err(ath9k_hw_common(sc->sc_ah), "Unknown AMPDU action\n");
  1388. }
  1389. local_bh_enable();
  1390. return ret;
  1391. }
  1392. static int ath9k_get_survey(struct ieee80211_hw *hw, int idx,
  1393. struct survey_info *survey)
  1394. {
  1395. struct ath_softc *sc = hw->priv;
  1396. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1397. struct ieee80211_supported_band *sband;
  1398. struct ieee80211_channel *chan;
  1399. unsigned long flags;
  1400. int pos;
  1401. spin_lock_irqsave(&common->cc_lock, flags);
  1402. if (idx == 0)
  1403. ath_update_survey_stats(sc);
  1404. sband = hw->wiphy->bands[IEEE80211_BAND_2GHZ];
  1405. if (sband && idx >= sband->n_channels) {
  1406. idx -= sband->n_channels;
  1407. sband = NULL;
  1408. }
  1409. if (!sband)
  1410. sband = hw->wiphy->bands[IEEE80211_BAND_5GHZ];
  1411. if (!sband || idx >= sband->n_channels) {
  1412. spin_unlock_irqrestore(&common->cc_lock, flags);
  1413. return -ENOENT;
  1414. }
  1415. chan = &sband->channels[idx];
  1416. pos = chan->hw_value;
  1417. memcpy(survey, &sc->survey[pos], sizeof(*survey));
  1418. survey->channel = chan;
  1419. spin_unlock_irqrestore(&common->cc_lock, flags);
  1420. return 0;
  1421. }
  1422. static void ath9k_set_coverage_class(struct ieee80211_hw *hw, u8 coverage_class)
  1423. {
  1424. struct ath_softc *sc = hw->priv;
  1425. struct ath_hw *ah = sc->sc_ah;
  1426. mutex_lock(&sc->mutex);
  1427. ah->coverage_class = coverage_class;
  1428. ath9k_ps_wakeup(sc);
  1429. ath9k_hw_init_global_settings(ah);
  1430. ath9k_ps_restore(sc);
  1431. mutex_unlock(&sc->mutex);
  1432. }
  1433. static void ath9k_flush(struct ieee80211_hw *hw, bool drop)
  1434. {
  1435. struct ath_softc *sc = hw->priv;
  1436. struct ath_hw *ah = sc->sc_ah;
  1437. struct ath_common *common = ath9k_hw_common(ah);
  1438. int timeout = 200; /* ms */
  1439. int i, j;
  1440. bool drain_txq;
  1441. mutex_lock(&sc->mutex);
  1442. cancel_delayed_work_sync(&sc->tx_complete_work);
  1443. if (ah->ah_flags & AH_UNPLUGGED) {
  1444. ath_dbg(common, ANY, "Device has been unplugged!\n");
  1445. mutex_unlock(&sc->mutex);
  1446. return;
  1447. }
  1448. if (test_bit(SC_OP_INVALID, &sc->sc_flags)) {
  1449. ath_dbg(common, ANY, "Device not present\n");
  1450. mutex_unlock(&sc->mutex);
  1451. return;
  1452. }
  1453. for (j = 0; j < timeout; j++) {
  1454. bool npend = false;
  1455. if (j)
  1456. usleep_range(1000, 2000);
  1457. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  1458. if (!ATH_TXQ_SETUP(sc, i))
  1459. continue;
  1460. npend = ath9k_has_pending_frames(sc, &sc->tx.txq[i]);
  1461. if (npend)
  1462. break;
  1463. }
  1464. if (!npend)
  1465. break;
  1466. }
  1467. if (drop) {
  1468. ath9k_ps_wakeup(sc);
  1469. spin_lock_bh(&sc->sc_pcu_lock);
  1470. drain_txq = ath_drain_all_txq(sc);
  1471. spin_unlock_bh(&sc->sc_pcu_lock);
  1472. if (!drain_txq)
  1473. ath_reset(sc);
  1474. ath9k_ps_restore(sc);
  1475. ieee80211_wake_queues(hw);
  1476. }
  1477. ieee80211_queue_delayed_work(hw, &sc->tx_complete_work, 0);
  1478. mutex_unlock(&sc->mutex);
  1479. }
  1480. static bool ath9k_tx_frames_pending(struct ieee80211_hw *hw)
  1481. {
  1482. struct ath_softc *sc = hw->priv;
  1483. int i;
  1484. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  1485. if (!ATH_TXQ_SETUP(sc, i))
  1486. continue;
  1487. if (ath9k_has_pending_frames(sc, &sc->tx.txq[i]))
  1488. return true;
  1489. }
  1490. return false;
  1491. }
  1492. static int ath9k_tx_last_beacon(struct ieee80211_hw *hw)
  1493. {
  1494. struct ath_softc *sc = hw->priv;
  1495. struct ath_hw *ah = sc->sc_ah;
  1496. struct ieee80211_vif *vif;
  1497. struct ath_vif *avp;
  1498. struct ath_buf *bf;
  1499. struct ath_tx_status ts;
  1500. bool edma = !!(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA);
  1501. int status;
  1502. vif = sc->beacon.bslot[0];
  1503. if (!vif)
  1504. return 0;
  1505. if (!vif->bss_conf.enable_beacon)
  1506. return 0;
  1507. avp = (void *)vif->drv_priv;
  1508. if (!sc->beacon.tx_processed && !edma) {
  1509. tasklet_disable(&sc->bcon_tasklet);
  1510. bf = avp->av_bcbuf;
  1511. if (!bf || !bf->bf_mpdu)
  1512. goto skip;
  1513. status = ath9k_hw_txprocdesc(ah, bf->bf_desc, &ts);
  1514. if (status == -EINPROGRESS)
  1515. goto skip;
  1516. sc->beacon.tx_processed = true;
  1517. sc->beacon.tx_last = !(ts.ts_status & ATH9K_TXERR_MASK);
  1518. skip:
  1519. tasklet_enable(&sc->bcon_tasklet);
  1520. }
  1521. return sc->beacon.tx_last;
  1522. }
  1523. static int ath9k_get_stats(struct ieee80211_hw *hw,
  1524. struct ieee80211_low_level_stats *stats)
  1525. {
  1526. struct ath_softc *sc = hw->priv;
  1527. struct ath_hw *ah = sc->sc_ah;
  1528. struct ath9k_mib_stats *mib_stats = &ah->ah_mibStats;
  1529. stats->dot11ACKFailureCount = mib_stats->ackrcv_bad;
  1530. stats->dot11RTSFailureCount = mib_stats->rts_bad;
  1531. stats->dot11FCSErrorCount = mib_stats->fcs_bad;
  1532. stats->dot11RTSSuccessCount = mib_stats->rts_good;
  1533. return 0;
  1534. }
  1535. static u32 fill_chainmask(u32 cap, u32 new)
  1536. {
  1537. u32 filled = 0;
  1538. int i;
  1539. for (i = 0; cap && new; i++, cap >>= 1) {
  1540. if (!(cap & BIT(0)))
  1541. continue;
  1542. if (new & BIT(0))
  1543. filled |= BIT(i);
  1544. new >>= 1;
  1545. }
  1546. return filled;
  1547. }
  1548. static bool validate_antenna_mask(struct ath_hw *ah, u32 val)
  1549. {
  1550. if (AR_SREV_9300_20_OR_LATER(ah))
  1551. return true;
  1552. switch (val & 0x7) {
  1553. case 0x1:
  1554. case 0x3:
  1555. case 0x7:
  1556. return true;
  1557. case 0x2:
  1558. return (ah->caps.rx_chainmask == 1);
  1559. default:
  1560. return false;
  1561. }
  1562. }
  1563. static int ath9k_set_antenna(struct ieee80211_hw *hw, u32 tx_ant, u32 rx_ant)
  1564. {
  1565. struct ath_softc *sc = hw->priv;
  1566. struct ath_hw *ah = sc->sc_ah;
  1567. if (ah->caps.rx_chainmask != 1)
  1568. rx_ant |= tx_ant;
  1569. if (!validate_antenna_mask(ah, rx_ant) || !tx_ant)
  1570. return -EINVAL;
  1571. sc->ant_rx = rx_ant;
  1572. sc->ant_tx = tx_ant;
  1573. if (ah->caps.rx_chainmask == 1)
  1574. return 0;
  1575. /* AR9100 runs into calibration issues if not all rx chains are enabled */
  1576. if (AR_SREV_9100(ah))
  1577. ah->rxchainmask = 0x7;
  1578. else
  1579. ah->rxchainmask = fill_chainmask(ah->caps.rx_chainmask, rx_ant);
  1580. ah->txchainmask = fill_chainmask(ah->caps.tx_chainmask, tx_ant);
  1581. ath9k_reload_chainmask_settings(sc);
  1582. return 0;
  1583. }
  1584. static int ath9k_get_antenna(struct ieee80211_hw *hw, u32 *tx_ant, u32 *rx_ant)
  1585. {
  1586. struct ath_softc *sc = hw->priv;
  1587. *tx_ant = sc->ant_tx;
  1588. *rx_ant = sc->ant_rx;
  1589. return 0;
  1590. }
  1591. #ifdef CONFIG_PM_SLEEP
  1592. static void ath9k_wow_map_triggers(struct ath_softc *sc,
  1593. struct cfg80211_wowlan *wowlan,
  1594. u32 *wow_triggers)
  1595. {
  1596. if (wowlan->disconnect)
  1597. *wow_triggers |= AH_WOW_LINK_CHANGE |
  1598. AH_WOW_BEACON_MISS;
  1599. if (wowlan->magic_pkt)
  1600. *wow_triggers |= AH_WOW_MAGIC_PATTERN_EN;
  1601. if (wowlan->n_patterns)
  1602. *wow_triggers |= AH_WOW_USER_PATTERN_EN;
  1603. sc->wow_enabled = *wow_triggers;
  1604. }
  1605. static void ath9k_wow_add_disassoc_deauth_pattern(struct ath_softc *sc)
  1606. {
  1607. struct ath_hw *ah = sc->sc_ah;
  1608. struct ath_common *common = ath9k_hw_common(ah);
  1609. struct ath9k_hw_capabilities *pcaps = &ah->caps;
  1610. int pattern_count = 0;
  1611. int i, byte_cnt;
  1612. u8 dis_deauth_pattern[MAX_PATTERN_SIZE];
  1613. u8 dis_deauth_mask[MAX_PATTERN_SIZE];
  1614. memset(dis_deauth_pattern, 0, MAX_PATTERN_SIZE);
  1615. memset(dis_deauth_mask, 0, MAX_PATTERN_SIZE);
  1616. /*
  1617. * Create Dissassociate / Deauthenticate packet filter
  1618. *
  1619. * 2 bytes 2 byte 6 bytes 6 bytes 6 bytes
  1620. * +--------------+----------+---------+--------+--------+----
  1621. * + Frame Control+ Duration + DA + SA + BSSID +
  1622. * +--------------+----------+---------+--------+--------+----
  1623. *
  1624. * The above is the management frame format for disassociate/
  1625. * deauthenticate pattern, from this we need to match the first byte
  1626. * of 'Frame Control' and DA, SA, and BSSID fields
  1627. * (skipping 2nd byte of FC and Duration feild.
  1628. *
  1629. * Disassociate pattern
  1630. * --------------------
  1631. * Frame control = 00 00 1010
  1632. * DA, SA, BSSID = x:x:x:x:x:x
  1633. * Pattern will be A0000000 | x:x:x:x:x:x | x:x:x:x:x:x
  1634. * | x:x:x:x:x:x -- 22 bytes
  1635. *
  1636. * Deauthenticate pattern
  1637. * ----------------------
  1638. * Frame control = 00 00 1100
  1639. * DA, SA, BSSID = x:x:x:x:x:x
  1640. * Pattern will be C0000000 | x:x:x:x:x:x | x:x:x:x:x:x
  1641. * | x:x:x:x:x:x -- 22 bytes
  1642. */
  1643. /* Create Disassociate Pattern first */
  1644. byte_cnt = 0;
  1645. /* Fill out the mask with all FF's */
  1646. for (i = 0; i < MAX_PATTERN_MASK_SIZE; i++)
  1647. dis_deauth_mask[i] = 0xff;
  1648. /* copy the first byte of frame control field */
  1649. dis_deauth_pattern[byte_cnt] = 0xa0;
  1650. byte_cnt++;
  1651. /* skip 2nd byte of frame control and Duration field */
  1652. byte_cnt += 3;
  1653. /*
  1654. * need not match the destination mac address, it can be a broadcast
  1655. * mac address or an unicast to this station
  1656. */
  1657. byte_cnt += 6;
  1658. /* copy the source mac address */
  1659. memcpy((dis_deauth_pattern + byte_cnt), common->curbssid, ETH_ALEN);
  1660. byte_cnt += 6;
  1661. /* copy the bssid, its same as the source mac address */
  1662. memcpy((dis_deauth_pattern + byte_cnt), common->curbssid, ETH_ALEN);
  1663. /* Create Disassociate pattern mask */
  1664. if (pcaps->hw_caps & ATH9K_HW_WOW_PATTERN_MATCH_EXACT) {
  1665. if (pcaps->hw_caps & ATH9K_HW_WOW_PATTERN_MATCH_DWORD) {
  1666. /*
  1667. * for AR9280, because of hardware limitation, the
  1668. * first 4 bytes have to be matched for all patterns.
  1669. * the mask for disassociation and de-auth pattern
  1670. * matching need to enable the first 4 bytes.
  1671. * also the duration field needs to be filled.
  1672. */
  1673. dis_deauth_mask[0] = 0xf0;
  1674. /*
  1675. * fill in duration field
  1676. FIXME: what is the exact value ?
  1677. */
  1678. dis_deauth_pattern[2] = 0xff;
  1679. dis_deauth_pattern[3] = 0xff;
  1680. } else {
  1681. dis_deauth_mask[0] = 0xfe;
  1682. }
  1683. dis_deauth_mask[1] = 0x03;
  1684. dis_deauth_mask[2] = 0xc0;
  1685. } else {
  1686. dis_deauth_mask[0] = 0xef;
  1687. dis_deauth_mask[1] = 0x3f;
  1688. dis_deauth_mask[2] = 0x00;
  1689. dis_deauth_mask[3] = 0xfc;
  1690. }
  1691. ath_dbg(common, WOW, "Adding disassoc/deauth patterns for WoW\n");
  1692. ath9k_hw_wow_apply_pattern(ah, dis_deauth_pattern, dis_deauth_mask,
  1693. pattern_count, byte_cnt);
  1694. pattern_count++;
  1695. /*
  1696. * for de-authenticate pattern, only the first byte of the frame
  1697. * control field gets changed from 0xA0 to 0xC0
  1698. */
  1699. dis_deauth_pattern[0] = 0xC0;
  1700. ath9k_hw_wow_apply_pattern(ah, dis_deauth_pattern, dis_deauth_mask,
  1701. pattern_count, byte_cnt);
  1702. }
  1703. static void ath9k_wow_add_pattern(struct ath_softc *sc,
  1704. struct cfg80211_wowlan *wowlan)
  1705. {
  1706. struct ath_hw *ah = sc->sc_ah;
  1707. struct ath9k_wow_pattern *wow_pattern = NULL;
  1708. struct cfg80211_wowlan_trig_pkt_pattern *patterns = wowlan->patterns;
  1709. int mask_len;
  1710. s8 i = 0;
  1711. if (!wowlan->n_patterns)
  1712. return;
  1713. /*
  1714. * Add the new user configured patterns
  1715. */
  1716. for (i = 0; i < wowlan->n_patterns; i++) {
  1717. wow_pattern = kzalloc(sizeof(*wow_pattern), GFP_KERNEL);
  1718. if (!wow_pattern)
  1719. return;
  1720. /*
  1721. * TODO: convert the generic user space pattern to
  1722. * appropriate chip specific/802.11 pattern.
  1723. */
  1724. mask_len = DIV_ROUND_UP(wowlan->patterns[i].pattern_len, 8);
  1725. memset(wow_pattern->pattern_bytes, 0, MAX_PATTERN_SIZE);
  1726. memset(wow_pattern->mask_bytes, 0, MAX_PATTERN_SIZE);
  1727. memcpy(wow_pattern->pattern_bytes, patterns[i].pattern,
  1728. patterns[i].pattern_len);
  1729. memcpy(wow_pattern->mask_bytes, patterns[i].mask, mask_len);
  1730. wow_pattern->pattern_len = patterns[i].pattern_len;
  1731. /*
  1732. * just need to take care of deauth and disssoc pattern,
  1733. * make sure we don't overwrite them.
  1734. */
  1735. ath9k_hw_wow_apply_pattern(ah, wow_pattern->pattern_bytes,
  1736. wow_pattern->mask_bytes,
  1737. i + 2,
  1738. wow_pattern->pattern_len);
  1739. kfree(wow_pattern);
  1740. }
  1741. }
  1742. static int ath9k_suspend(struct ieee80211_hw *hw,
  1743. struct cfg80211_wowlan *wowlan)
  1744. {
  1745. struct ath_softc *sc = hw->priv;
  1746. struct ath_hw *ah = sc->sc_ah;
  1747. struct ath_common *common = ath9k_hw_common(ah);
  1748. u32 wow_triggers_enabled = 0;
  1749. int ret = 0;
  1750. mutex_lock(&sc->mutex);
  1751. ath_cancel_work(sc);
  1752. ath_stop_ani(sc);
  1753. del_timer_sync(&sc->rx_poll_timer);
  1754. if (test_bit(SC_OP_INVALID, &sc->sc_flags)) {
  1755. ath_dbg(common, ANY, "Device not present\n");
  1756. ret = -EINVAL;
  1757. goto fail_wow;
  1758. }
  1759. if (WARN_ON(!wowlan)) {
  1760. ath_dbg(common, WOW, "None of the WoW triggers enabled\n");
  1761. ret = -EINVAL;
  1762. goto fail_wow;
  1763. }
  1764. if (!device_can_wakeup(sc->dev)) {
  1765. ath_dbg(common, WOW, "device_can_wakeup failed, WoW is not enabled\n");
  1766. ret = 1;
  1767. goto fail_wow;
  1768. }
  1769. /*
  1770. * none of the sta vifs are associated
  1771. * and we are not currently handling multivif
  1772. * cases, for instance we have to seperately
  1773. * configure 'keep alive frame' for each
  1774. * STA.
  1775. */
  1776. if (!test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags)) {
  1777. ath_dbg(common, WOW, "None of the STA vifs are associated\n");
  1778. ret = 1;
  1779. goto fail_wow;
  1780. }
  1781. if (sc->nvifs > 1) {
  1782. ath_dbg(common, WOW, "WoW for multivif is not yet supported\n");
  1783. ret = 1;
  1784. goto fail_wow;
  1785. }
  1786. ath9k_wow_map_triggers(sc, wowlan, &wow_triggers_enabled);
  1787. ath_dbg(common, WOW, "WoW triggers enabled 0x%x\n",
  1788. wow_triggers_enabled);
  1789. ath9k_ps_wakeup(sc);
  1790. ath9k_stop_btcoex(sc);
  1791. /*
  1792. * Enable wake up on recieving disassoc/deauth
  1793. * frame by default.
  1794. */
  1795. ath9k_wow_add_disassoc_deauth_pattern(sc);
  1796. if (wow_triggers_enabled & AH_WOW_USER_PATTERN_EN)
  1797. ath9k_wow_add_pattern(sc, wowlan);
  1798. spin_lock_bh(&sc->sc_pcu_lock);
  1799. /*
  1800. * To avoid false wake, we enable beacon miss interrupt only
  1801. * when we go to sleep. We save the current interrupt mask
  1802. * so we can restore it after the system wakes up
  1803. */
  1804. sc->wow_intr_before_sleep = ah->imask;
  1805. ah->imask &= ~ATH9K_INT_GLOBAL;
  1806. ath9k_hw_disable_interrupts(ah);
  1807. ah->imask = ATH9K_INT_BMISS | ATH9K_INT_GLOBAL;
  1808. ath9k_hw_set_interrupts(ah);
  1809. ath9k_hw_enable_interrupts(ah);
  1810. spin_unlock_bh(&sc->sc_pcu_lock);
  1811. /*
  1812. * we can now sync irq and kill any running tasklets, since we already
  1813. * disabled interrupts and not holding a spin lock
  1814. */
  1815. synchronize_irq(sc->irq);
  1816. tasklet_kill(&sc->intr_tq);
  1817. ath9k_hw_wow_enable(ah, wow_triggers_enabled);
  1818. ath9k_ps_restore(sc);
  1819. ath_dbg(common, ANY, "WoW enabled in ath9k\n");
  1820. atomic_inc(&sc->wow_sleep_proc_intr);
  1821. fail_wow:
  1822. mutex_unlock(&sc->mutex);
  1823. return ret;
  1824. }
  1825. static int ath9k_resume(struct ieee80211_hw *hw)
  1826. {
  1827. struct ath_softc *sc = hw->priv;
  1828. struct ath_hw *ah = sc->sc_ah;
  1829. struct ath_common *common = ath9k_hw_common(ah);
  1830. u32 wow_status;
  1831. mutex_lock(&sc->mutex);
  1832. ath9k_ps_wakeup(sc);
  1833. spin_lock_bh(&sc->sc_pcu_lock);
  1834. ath9k_hw_disable_interrupts(ah);
  1835. ah->imask = sc->wow_intr_before_sleep;
  1836. ath9k_hw_set_interrupts(ah);
  1837. ath9k_hw_enable_interrupts(ah);
  1838. spin_unlock_bh(&sc->sc_pcu_lock);
  1839. wow_status = ath9k_hw_wow_wakeup(ah);
  1840. if (atomic_read(&sc->wow_got_bmiss_intr) == 0) {
  1841. /*
  1842. * some devices may not pick beacon miss
  1843. * as the reason they woke up so we add
  1844. * that here for that shortcoming.
  1845. */
  1846. wow_status |= AH_WOW_BEACON_MISS;
  1847. atomic_dec(&sc->wow_got_bmiss_intr);
  1848. ath_dbg(common, ANY, "Beacon miss interrupt picked up during WoW sleep\n");
  1849. }
  1850. atomic_dec(&sc->wow_sleep_proc_intr);
  1851. if (wow_status) {
  1852. ath_dbg(common, ANY, "Waking up due to WoW triggers %s with WoW status = %x\n",
  1853. ath9k_hw_wow_event_to_string(wow_status), wow_status);
  1854. }
  1855. ath_restart_work(sc);
  1856. ath9k_start_btcoex(sc);
  1857. ath9k_ps_restore(sc);
  1858. mutex_unlock(&sc->mutex);
  1859. return 0;
  1860. }
  1861. static void ath9k_set_wakeup(struct ieee80211_hw *hw, bool enabled)
  1862. {
  1863. struct ath_softc *sc = hw->priv;
  1864. mutex_lock(&sc->mutex);
  1865. device_init_wakeup(sc->dev, 1);
  1866. device_set_wakeup_enable(sc->dev, enabled);
  1867. mutex_unlock(&sc->mutex);
  1868. }
  1869. #endif
  1870. static void ath9k_sw_scan_start(struct ieee80211_hw *hw)
  1871. {
  1872. struct ath_softc *sc = hw->priv;
  1873. sc->scanning = 1;
  1874. }
  1875. static void ath9k_sw_scan_complete(struct ieee80211_hw *hw)
  1876. {
  1877. struct ath_softc *sc = hw->priv;
  1878. sc->scanning = 0;
  1879. }
  1880. struct ieee80211_ops ath9k_ops = {
  1881. .tx = ath9k_tx,
  1882. .start = ath9k_start,
  1883. .stop = ath9k_stop,
  1884. .add_interface = ath9k_add_interface,
  1885. .change_interface = ath9k_change_interface,
  1886. .remove_interface = ath9k_remove_interface,
  1887. .config = ath9k_config,
  1888. .configure_filter = ath9k_configure_filter,
  1889. .sta_add = ath9k_sta_add,
  1890. .sta_remove = ath9k_sta_remove,
  1891. .sta_notify = ath9k_sta_notify,
  1892. .conf_tx = ath9k_conf_tx,
  1893. .bss_info_changed = ath9k_bss_info_changed,
  1894. .set_key = ath9k_set_key,
  1895. .get_tsf = ath9k_get_tsf,
  1896. .set_tsf = ath9k_set_tsf,
  1897. .reset_tsf = ath9k_reset_tsf,
  1898. .ampdu_action = ath9k_ampdu_action,
  1899. .get_survey = ath9k_get_survey,
  1900. .rfkill_poll = ath9k_rfkill_poll_state,
  1901. .set_coverage_class = ath9k_set_coverage_class,
  1902. .flush = ath9k_flush,
  1903. .tx_frames_pending = ath9k_tx_frames_pending,
  1904. .tx_last_beacon = ath9k_tx_last_beacon,
  1905. .get_stats = ath9k_get_stats,
  1906. .set_antenna = ath9k_set_antenna,
  1907. .get_antenna = ath9k_get_antenna,
  1908. #ifdef CONFIG_PM_SLEEP
  1909. .suspend = ath9k_suspend,
  1910. .resume = ath9k_resume,
  1911. .set_wakeup = ath9k_set_wakeup,
  1912. #endif
  1913. #ifdef CONFIG_ATH9K_DEBUGFS
  1914. .get_et_sset_count = ath9k_get_et_sset_count,
  1915. .get_et_stats = ath9k_get_et_stats,
  1916. .get_et_strings = ath9k_get_et_strings,
  1917. #endif
  1918. #if defined(CONFIG_MAC80211_DEBUGFS) && defined(CONFIG_ATH9K_DEBUGFS)
  1919. .sta_add_debugfs = ath9k_sta_add_debugfs,
  1920. .sta_remove_debugfs = ath9k_sta_remove_debugfs,
  1921. #endif
  1922. .sw_scan_start = ath9k_sw_scan_start,
  1923. .sw_scan_complete = ath9k_sw_scan_complete,
  1924. };