mx1_camera.c 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880
  1. /*
  2. * V4L2 Driver for i.MXL/i.MXL camera (CSI) host
  3. *
  4. * Copyright (C) 2008, Paulius Zaleckas <paulius.zaleckas@teltonika.lt>
  5. * Copyright (C) 2009, Darius Augulis <augulis.darius@gmail.com>
  6. *
  7. * Based on PXA SoC camera driver
  8. * Copyright (C) 2006, Sascha Hauer, Pengutronix
  9. * Copyright (C) 2008, Guennadi Liakhovetski <kernel@pengutronix.de>
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License version 2 as
  13. * published by the Free Software Foundation.
  14. */
  15. #include <linux/clk.h>
  16. #include <linux/delay.h>
  17. #include <linux/device.h>
  18. #include <linux/dma-mapping.h>
  19. #include <linux/errno.h>
  20. #include <linux/fs.h>
  21. #include <linux/init.h>
  22. #include <linux/interrupt.h>
  23. #include <linux/io.h>
  24. #include <linux/kernel.h>
  25. #include <linux/mm.h>
  26. #include <linux/module.h>
  27. #include <linux/moduleparam.h>
  28. #include <linux/mutex.h>
  29. #include <linux/platform_device.h>
  30. #include <linux/sched.h>
  31. #include <linux/slab.h>
  32. #include <linux/time.h>
  33. #include <linux/videodev2.h>
  34. #include <media/soc_camera.h>
  35. #include <media/v4l2-common.h>
  36. #include <media/v4l2-dev.h>
  37. #include <media/videobuf-dma-contig.h>
  38. #include <media/soc_mediabus.h>
  39. #include <asm/dma.h>
  40. #include <asm/fiq.h>
  41. #include <mach/dma-mx1-mx2.h>
  42. #include <mach/hardware.h>
  43. #include <mach/irqs.h>
  44. #include <linux/platform_data/camera-mx1.h>
  45. /*
  46. * CSI registers
  47. */
  48. #define CSICR1 0x00 /* CSI Control Register 1 */
  49. #define CSISR 0x08 /* CSI Status Register */
  50. #define CSIRXR 0x10 /* CSI RxFIFO Register */
  51. #define CSICR1_RXFF_LEVEL(x) (((x) & 0x3) << 19)
  52. #define CSICR1_SOF_POL (1 << 17)
  53. #define CSICR1_SOF_INTEN (1 << 16)
  54. #define CSICR1_MCLKDIV(x) (((x) & 0xf) << 12)
  55. #define CSICR1_MCLKEN (1 << 9)
  56. #define CSICR1_FCC (1 << 8)
  57. #define CSICR1_BIG_ENDIAN (1 << 7)
  58. #define CSICR1_CLR_RXFIFO (1 << 5)
  59. #define CSICR1_GCLK_MODE (1 << 4)
  60. #define CSICR1_DATA_POL (1 << 2)
  61. #define CSICR1_REDGE (1 << 1)
  62. #define CSICR1_EN (1 << 0)
  63. #define CSISR_SFF_OR_INT (1 << 25)
  64. #define CSISR_RFF_OR_INT (1 << 24)
  65. #define CSISR_STATFF_INT (1 << 21)
  66. #define CSISR_RXFF_INT (1 << 18)
  67. #define CSISR_SOF_INT (1 << 16)
  68. #define CSISR_DRDY (1 << 0)
  69. #define DRIVER_VERSION "0.0.2"
  70. #define DRIVER_NAME "mx1-camera"
  71. #define CSI_IRQ_MASK (CSISR_SFF_OR_INT | CSISR_RFF_OR_INT | \
  72. CSISR_STATFF_INT | CSISR_RXFF_INT | CSISR_SOF_INT)
  73. #define CSI_BUS_FLAGS (V4L2_MBUS_MASTER | V4L2_MBUS_HSYNC_ACTIVE_HIGH | \
  74. V4L2_MBUS_VSYNC_ACTIVE_HIGH | V4L2_MBUS_VSYNC_ACTIVE_LOW | \
  75. V4L2_MBUS_PCLK_SAMPLE_RISING | V4L2_MBUS_PCLK_SAMPLE_FALLING | \
  76. V4L2_MBUS_DATA_ACTIVE_HIGH | V4L2_MBUS_DATA_ACTIVE_LOW)
  77. #define MAX_VIDEO_MEM 16 /* Video memory limit in megabytes */
  78. /*
  79. * Structures
  80. */
  81. /* buffer for one video frame */
  82. struct mx1_buffer {
  83. /* common v4l buffer stuff -- must be first */
  84. struct videobuf_buffer vb;
  85. enum v4l2_mbus_pixelcode code;
  86. int inwork;
  87. };
  88. /*
  89. * i.MX1/i.MXL is only supposed to handle one camera on its Camera Sensor
  90. * Interface. If anyone ever builds hardware to enable more than
  91. * one camera, they will have to modify this driver too
  92. */
  93. struct mx1_camera_dev {
  94. struct soc_camera_host soc_host;
  95. struct soc_camera_device *icd;
  96. struct mx1_camera_pdata *pdata;
  97. struct mx1_buffer *active;
  98. struct resource *res;
  99. struct clk *clk;
  100. struct list_head capture;
  101. void __iomem *base;
  102. int dma_chan;
  103. unsigned int irq;
  104. unsigned long mclk;
  105. spinlock_t lock;
  106. };
  107. /*
  108. * Videobuf operations
  109. */
  110. static int mx1_videobuf_setup(struct videobuf_queue *vq, unsigned int *count,
  111. unsigned int *size)
  112. {
  113. struct soc_camera_device *icd = vq->priv_data;
  114. *size = icd->sizeimage;
  115. if (!*count)
  116. *count = 32;
  117. if (*size * *count > MAX_VIDEO_MEM * 1024 * 1024)
  118. *count = (MAX_VIDEO_MEM * 1024 * 1024) / *size;
  119. dev_dbg(icd->parent, "count=%d, size=%d\n", *count, *size);
  120. return 0;
  121. }
  122. static void free_buffer(struct videobuf_queue *vq, struct mx1_buffer *buf)
  123. {
  124. struct soc_camera_device *icd = vq->priv_data;
  125. struct videobuf_buffer *vb = &buf->vb;
  126. BUG_ON(in_interrupt());
  127. dev_dbg(icd->parent, "%s (vb=0x%p) 0x%08lx %d\n", __func__,
  128. vb, vb->baddr, vb->bsize);
  129. /*
  130. * This waits until this buffer is out of danger, i.e., until it is no
  131. * longer in STATE_QUEUED or STATE_ACTIVE
  132. */
  133. videobuf_waiton(vq, vb, 0, 0);
  134. videobuf_dma_contig_free(vq, vb);
  135. vb->state = VIDEOBUF_NEEDS_INIT;
  136. }
  137. static int mx1_videobuf_prepare(struct videobuf_queue *vq,
  138. struct videobuf_buffer *vb, enum v4l2_field field)
  139. {
  140. struct soc_camera_device *icd = vq->priv_data;
  141. struct mx1_buffer *buf = container_of(vb, struct mx1_buffer, vb);
  142. int ret;
  143. dev_dbg(icd->parent, "%s (vb=0x%p) 0x%08lx %d\n", __func__,
  144. vb, vb->baddr, vb->bsize);
  145. /* Added list head initialization on alloc */
  146. WARN_ON(!list_empty(&vb->queue));
  147. BUG_ON(NULL == icd->current_fmt);
  148. /*
  149. * I think, in buf_prepare you only have to protect global data,
  150. * the actual buffer is yours
  151. */
  152. buf->inwork = 1;
  153. if (buf->code != icd->current_fmt->code ||
  154. vb->width != icd->user_width ||
  155. vb->height != icd->user_height ||
  156. vb->field != field) {
  157. buf->code = icd->current_fmt->code;
  158. vb->width = icd->user_width;
  159. vb->height = icd->user_height;
  160. vb->field = field;
  161. vb->state = VIDEOBUF_NEEDS_INIT;
  162. }
  163. vb->size = icd->sizeimage;
  164. if (0 != vb->baddr && vb->bsize < vb->size) {
  165. ret = -EINVAL;
  166. goto out;
  167. }
  168. if (vb->state == VIDEOBUF_NEEDS_INIT) {
  169. ret = videobuf_iolock(vq, vb, NULL);
  170. if (ret)
  171. goto fail;
  172. vb->state = VIDEOBUF_PREPARED;
  173. }
  174. buf->inwork = 0;
  175. return 0;
  176. fail:
  177. free_buffer(vq, buf);
  178. out:
  179. buf->inwork = 0;
  180. return ret;
  181. }
  182. static int mx1_camera_setup_dma(struct mx1_camera_dev *pcdev)
  183. {
  184. struct videobuf_buffer *vbuf = &pcdev->active->vb;
  185. struct device *dev = pcdev->icd->parent;
  186. int ret;
  187. if (unlikely(!pcdev->active)) {
  188. dev_err(dev, "DMA End IRQ with no active buffer\n");
  189. return -EFAULT;
  190. }
  191. /* setup sg list for future DMA */
  192. ret = imx_dma_setup_single(pcdev->dma_chan,
  193. videobuf_to_dma_contig(vbuf),
  194. vbuf->size, pcdev->res->start +
  195. CSIRXR, DMA_MODE_READ);
  196. if (unlikely(ret))
  197. dev_err(dev, "Failed to setup DMA sg list\n");
  198. return ret;
  199. }
  200. /* Called under spinlock_irqsave(&pcdev->lock, ...) */
  201. static void mx1_videobuf_queue(struct videobuf_queue *vq,
  202. struct videobuf_buffer *vb)
  203. {
  204. struct soc_camera_device *icd = vq->priv_data;
  205. struct soc_camera_host *ici = to_soc_camera_host(icd->parent);
  206. struct mx1_camera_dev *pcdev = ici->priv;
  207. struct mx1_buffer *buf = container_of(vb, struct mx1_buffer, vb);
  208. dev_dbg(icd->parent, "%s (vb=0x%p) 0x%08lx %d\n", __func__,
  209. vb, vb->baddr, vb->bsize);
  210. list_add_tail(&vb->queue, &pcdev->capture);
  211. vb->state = VIDEOBUF_ACTIVE;
  212. if (!pcdev->active) {
  213. pcdev->active = buf;
  214. /* setup sg list for future DMA */
  215. if (!mx1_camera_setup_dma(pcdev)) {
  216. unsigned int temp;
  217. /* enable SOF irq */
  218. temp = __raw_readl(pcdev->base + CSICR1) |
  219. CSICR1_SOF_INTEN;
  220. __raw_writel(temp, pcdev->base + CSICR1);
  221. }
  222. }
  223. }
  224. static void mx1_videobuf_release(struct videobuf_queue *vq,
  225. struct videobuf_buffer *vb)
  226. {
  227. struct mx1_buffer *buf = container_of(vb, struct mx1_buffer, vb);
  228. #ifdef DEBUG
  229. struct soc_camera_device *icd = vq->priv_data;
  230. struct device *dev = icd->parent;
  231. dev_dbg(dev, "%s (vb=0x%p) 0x%08lx %d\n", __func__,
  232. vb, vb->baddr, vb->bsize);
  233. switch (vb->state) {
  234. case VIDEOBUF_ACTIVE:
  235. dev_dbg(dev, "%s (active)\n", __func__);
  236. break;
  237. case VIDEOBUF_QUEUED:
  238. dev_dbg(dev, "%s (queued)\n", __func__);
  239. break;
  240. case VIDEOBUF_PREPARED:
  241. dev_dbg(dev, "%s (prepared)\n", __func__);
  242. break;
  243. default:
  244. dev_dbg(dev, "%s (unknown)\n", __func__);
  245. break;
  246. }
  247. #endif
  248. free_buffer(vq, buf);
  249. }
  250. static void mx1_camera_wakeup(struct mx1_camera_dev *pcdev,
  251. struct videobuf_buffer *vb,
  252. struct mx1_buffer *buf)
  253. {
  254. /* _init is used to debug races, see comment in mx1_camera_reqbufs() */
  255. list_del_init(&vb->queue);
  256. vb->state = VIDEOBUF_DONE;
  257. do_gettimeofday(&vb->ts);
  258. vb->field_count++;
  259. wake_up(&vb->done);
  260. if (list_empty(&pcdev->capture)) {
  261. pcdev->active = NULL;
  262. return;
  263. }
  264. pcdev->active = list_entry(pcdev->capture.next,
  265. struct mx1_buffer, vb.queue);
  266. /* setup sg list for future DMA */
  267. if (likely(!mx1_camera_setup_dma(pcdev))) {
  268. unsigned int temp;
  269. /* enable SOF irq */
  270. temp = __raw_readl(pcdev->base + CSICR1) | CSICR1_SOF_INTEN;
  271. __raw_writel(temp, pcdev->base + CSICR1);
  272. }
  273. }
  274. static void mx1_camera_dma_irq(int channel, void *data)
  275. {
  276. struct mx1_camera_dev *pcdev = data;
  277. struct device *dev = pcdev->icd->parent;
  278. struct mx1_buffer *buf;
  279. struct videobuf_buffer *vb;
  280. unsigned long flags;
  281. spin_lock_irqsave(&pcdev->lock, flags);
  282. imx_dma_disable(channel);
  283. if (unlikely(!pcdev->active)) {
  284. dev_err(dev, "DMA End IRQ with no active buffer\n");
  285. goto out;
  286. }
  287. vb = &pcdev->active->vb;
  288. buf = container_of(vb, struct mx1_buffer, vb);
  289. WARN_ON(buf->inwork || list_empty(&vb->queue));
  290. dev_dbg(dev, "%s (vb=0x%p) 0x%08lx %d\n", __func__,
  291. vb, vb->baddr, vb->bsize);
  292. mx1_camera_wakeup(pcdev, vb, buf);
  293. out:
  294. spin_unlock_irqrestore(&pcdev->lock, flags);
  295. }
  296. static struct videobuf_queue_ops mx1_videobuf_ops = {
  297. .buf_setup = mx1_videobuf_setup,
  298. .buf_prepare = mx1_videobuf_prepare,
  299. .buf_queue = mx1_videobuf_queue,
  300. .buf_release = mx1_videobuf_release,
  301. };
  302. static void mx1_camera_init_videobuf(struct videobuf_queue *q,
  303. struct soc_camera_device *icd)
  304. {
  305. struct soc_camera_host *ici = to_soc_camera_host(icd->parent);
  306. struct mx1_camera_dev *pcdev = ici->priv;
  307. videobuf_queue_dma_contig_init(q, &mx1_videobuf_ops, icd->parent,
  308. &pcdev->lock, V4L2_BUF_TYPE_VIDEO_CAPTURE,
  309. V4L2_FIELD_NONE,
  310. sizeof(struct mx1_buffer), icd, &icd->video_lock);
  311. }
  312. static int mclk_get_divisor(struct mx1_camera_dev *pcdev)
  313. {
  314. unsigned int mclk = pcdev->mclk;
  315. unsigned long div;
  316. unsigned long lcdclk;
  317. lcdclk = clk_get_rate(pcdev->clk);
  318. /*
  319. * We verify platform_mclk_10khz != 0, so if anyone breaks it, here
  320. * they get a nice Oops
  321. */
  322. div = (lcdclk + 2 * mclk - 1) / (2 * mclk) - 1;
  323. dev_dbg(pcdev->icd->parent,
  324. "System clock %lukHz, target freq %dkHz, divisor %lu\n",
  325. lcdclk / 1000, mclk / 1000, div);
  326. return div;
  327. }
  328. static void mx1_camera_activate(struct mx1_camera_dev *pcdev)
  329. {
  330. unsigned int csicr1 = CSICR1_EN;
  331. dev_dbg(pcdev->icd->parent, "Activate device\n");
  332. clk_prepare_enable(pcdev->clk);
  333. /* enable CSI before doing anything else */
  334. __raw_writel(csicr1, pcdev->base + CSICR1);
  335. csicr1 |= CSICR1_MCLKEN | CSICR1_FCC | CSICR1_GCLK_MODE;
  336. csicr1 |= CSICR1_MCLKDIV(mclk_get_divisor(pcdev));
  337. csicr1 |= CSICR1_RXFF_LEVEL(2); /* 16 words */
  338. __raw_writel(csicr1, pcdev->base + CSICR1);
  339. }
  340. static void mx1_camera_deactivate(struct mx1_camera_dev *pcdev)
  341. {
  342. dev_dbg(pcdev->icd->parent, "Deactivate device\n");
  343. /* Disable all CSI interface */
  344. __raw_writel(0x00, pcdev->base + CSICR1);
  345. clk_disable_unprepare(pcdev->clk);
  346. }
  347. /*
  348. * The following two functions absolutely depend on the fact, that
  349. * there can be only one camera on i.MX1/i.MXL camera sensor interface
  350. */
  351. static int mx1_camera_add_device(struct soc_camera_device *icd)
  352. {
  353. struct soc_camera_host *ici = to_soc_camera_host(icd->parent);
  354. struct mx1_camera_dev *pcdev = ici->priv;
  355. if (pcdev->icd)
  356. return -EBUSY;
  357. dev_info(icd->parent, "MX1 Camera driver attached to camera %d\n",
  358. icd->devnum);
  359. mx1_camera_activate(pcdev);
  360. pcdev->icd = icd;
  361. return 0;
  362. }
  363. static void mx1_camera_remove_device(struct soc_camera_device *icd)
  364. {
  365. struct soc_camera_host *ici = to_soc_camera_host(icd->parent);
  366. struct mx1_camera_dev *pcdev = ici->priv;
  367. unsigned int csicr1;
  368. BUG_ON(icd != pcdev->icd);
  369. /* disable interrupts */
  370. csicr1 = __raw_readl(pcdev->base + CSICR1) & ~CSI_IRQ_MASK;
  371. __raw_writel(csicr1, pcdev->base + CSICR1);
  372. /* Stop DMA engine */
  373. imx_dma_disable(pcdev->dma_chan);
  374. dev_info(icd->parent, "MX1 Camera driver detached from camera %d\n",
  375. icd->devnum);
  376. mx1_camera_deactivate(pcdev);
  377. pcdev->icd = NULL;
  378. }
  379. static int mx1_camera_set_bus_param(struct soc_camera_device *icd)
  380. {
  381. struct v4l2_subdev *sd = soc_camera_to_subdev(icd);
  382. struct soc_camera_host *ici = to_soc_camera_host(icd->parent);
  383. struct mx1_camera_dev *pcdev = ici->priv;
  384. struct v4l2_mbus_config cfg = {.type = V4L2_MBUS_PARALLEL,};
  385. unsigned long common_flags;
  386. unsigned int csicr1;
  387. int ret;
  388. /* MX1 supports only 8bit buswidth */
  389. ret = v4l2_subdev_call(sd, video, g_mbus_config, &cfg);
  390. if (!ret) {
  391. common_flags = soc_mbus_config_compatible(&cfg, CSI_BUS_FLAGS);
  392. if (!common_flags) {
  393. dev_warn(icd->parent,
  394. "Flags incompatible: camera 0x%x, host 0x%x\n",
  395. cfg.flags, CSI_BUS_FLAGS);
  396. return -EINVAL;
  397. }
  398. } else if (ret != -ENOIOCTLCMD) {
  399. return ret;
  400. } else {
  401. common_flags = CSI_BUS_FLAGS;
  402. }
  403. /* Make choises, based on platform choice */
  404. if ((common_flags & V4L2_MBUS_VSYNC_ACTIVE_HIGH) &&
  405. (common_flags & V4L2_MBUS_VSYNC_ACTIVE_LOW)) {
  406. if (!pcdev->pdata ||
  407. pcdev->pdata->flags & MX1_CAMERA_VSYNC_HIGH)
  408. common_flags &= ~V4L2_MBUS_VSYNC_ACTIVE_LOW;
  409. else
  410. common_flags &= ~V4L2_MBUS_VSYNC_ACTIVE_HIGH;
  411. }
  412. if ((common_flags & V4L2_MBUS_PCLK_SAMPLE_RISING) &&
  413. (common_flags & V4L2_MBUS_PCLK_SAMPLE_FALLING)) {
  414. if (!pcdev->pdata ||
  415. pcdev->pdata->flags & MX1_CAMERA_PCLK_RISING)
  416. common_flags &= ~V4L2_MBUS_PCLK_SAMPLE_FALLING;
  417. else
  418. common_flags &= ~V4L2_MBUS_PCLK_SAMPLE_RISING;
  419. }
  420. if ((common_flags & V4L2_MBUS_DATA_ACTIVE_HIGH) &&
  421. (common_flags & V4L2_MBUS_DATA_ACTIVE_LOW)) {
  422. if (!pcdev->pdata ||
  423. pcdev->pdata->flags & MX1_CAMERA_DATA_HIGH)
  424. common_flags &= ~V4L2_MBUS_DATA_ACTIVE_LOW;
  425. else
  426. common_flags &= ~V4L2_MBUS_DATA_ACTIVE_HIGH;
  427. }
  428. cfg.flags = common_flags;
  429. ret = v4l2_subdev_call(sd, video, s_mbus_config, &cfg);
  430. if (ret < 0 && ret != -ENOIOCTLCMD) {
  431. dev_dbg(icd->parent, "camera s_mbus_config(0x%lx) returned %d\n",
  432. common_flags, ret);
  433. return ret;
  434. }
  435. csicr1 = __raw_readl(pcdev->base + CSICR1);
  436. if (common_flags & V4L2_MBUS_PCLK_SAMPLE_RISING)
  437. csicr1 |= CSICR1_REDGE;
  438. if (common_flags & V4L2_MBUS_VSYNC_ACTIVE_HIGH)
  439. csicr1 |= CSICR1_SOF_POL;
  440. if (common_flags & V4L2_MBUS_DATA_ACTIVE_LOW)
  441. csicr1 |= CSICR1_DATA_POL;
  442. __raw_writel(csicr1, pcdev->base + CSICR1);
  443. return 0;
  444. }
  445. static int mx1_camera_set_fmt(struct soc_camera_device *icd,
  446. struct v4l2_format *f)
  447. {
  448. struct v4l2_subdev *sd = soc_camera_to_subdev(icd);
  449. const struct soc_camera_format_xlate *xlate;
  450. struct v4l2_pix_format *pix = &f->fmt.pix;
  451. struct v4l2_mbus_framefmt mf;
  452. int ret, buswidth;
  453. xlate = soc_camera_xlate_by_fourcc(icd, pix->pixelformat);
  454. if (!xlate) {
  455. dev_warn(icd->parent, "Format %x not found\n",
  456. pix->pixelformat);
  457. return -EINVAL;
  458. }
  459. buswidth = xlate->host_fmt->bits_per_sample;
  460. if (buswidth > 8) {
  461. dev_warn(icd->parent,
  462. "bits-per-sample %d for format %x unsupported\n",
  463. buswidth, pix->pixelformat);
  464. return -EINVAL;
  465. }
  466. mf.width = pix->width;
  467. mf.height = pix->height;
  468. mf.field = pix->field;
  469. mf.colorspace = pix->colorspace;
  470. mf.code = xlate->code;
  471. ret = v4l2_subdev_call(sd, video, s_mbus_fmt, &mf);
  472. if (ret < 0)
  473. return ret;
  474. if (mf.code != xlate->code)
  475. return -EINVAL;
  476. pix->width = mf.width;
  477. pix->height = mf.height;
  478. pix->field = mf.field;
  479. pix->colorspace = mf.colorspace;
  480. icd->current_fmt = xlate;
  481. return ret;
  482. }
  483. static int mx1_camera_try_fmt(struct soc_camera_device *icd,
  484. struct v4l2_format *f)
  485. {
  486. struct v4l2_subdev *sd = soc_camera_to_subdev(icd);
  487. const struct soc_camera_format_xlate *xlate;
  488. struct v4l2_pix_format *pix = &f->fmt.pix;
  489. struct v4l2_mbus_framefmt mf;
  490. int ret;
  491. /* TODO: limit to mx1 hardware capabilities */
  492. xlate = soc_camera_xlate_by_fourcc(icd, pix->pixelformat);
  493. if (!xlate) {
  494. dev_warn(icd->parent, "Format %x not found\n",
  495. pix->pixelformat);
  496. return -EINVAL;
  497. }
  498. mf.width = pix->width;
  499. mf.height = pix->height;
  500. mf.field = pix->field;
  501. mf.colorspace = pix->colorspace;
  502. mf.code = xlate->code;
  503. /* limit to sensor capabilities */
  504. ret = v4l2_subdev_call(sd, video, try_mbus_fmt, &mf);
  505. if (ret < 0)
  506. return ret;
  507. pix->width = mf.width;
  508. pix->height = mf.height;
  509. pix->field = mf.field;
  510. pix->colorspace = mf.colorspace;
  511. return 0;
  512. }
  513. static int mx1_camera_reqbufs(struct soc_camera_device *icd,
  514. struct v4l2_requestbuffers *p)
  515. {
  516. int i;
  517. /*
  518. * This is for locking debugging only. I removed spinlocks and now I
  519. * check whether .prepare is ever called on a linked buffer, or whether
  520. * a dma IRQ can occur for an in-work or unlinked buffer. Until now
  521. * it hadn't triggered
  522. */
  523. for (i = 0; i < p->count; i++) {
  524. struct mx1_buffer *buf = container_of(icd->vb_vidq.bufs[i],
  525. struct mx1_buffer, vb);
  526. buf->inwork = 0;
  527. INIT_LIST_HEAD(&buf->vb.queue);
  528. }
  529. return 0;
  530. }
  531. static unsigned int mx1_camera_poll(struct file *file, poll_table *pt)
  532. {
  533. struct soc_camera_device *icd = file->private_data;
  534. struct mx1_buffer *buf;
  535. buf = list_entry(icd->vb_vidq.stream.next, struct mx1_buffer,
  536. vb.stream);
  537. poll_wait(file, &buf->vb.done, pt);
  538. if (buf->vb.state == VIDEOBUF_DONE ||
  539. buf->vb.state == VIDEOBUF_ERROR)
  540. return POLLIN | POLLRDNORM;
  541. return 0;
  542. }
  543. static int mx1_camera_querycap(struct soc_camera_host *ici,
  544. struct v4l2_capability *cap)
  545. {
  546. /* cap->name is set by the friendly caller:-> */
  547. strlcpy(cap->card, "i.MX1/i.MXL Camera", sizeof(cap->card));
  548. cap->capabilities = V4L2_CAP_VIDEO_CAPTURE | V4L2_CAP_STREAMING;
  549. return 0;
  550. }
  551. static struct soc_camera_host_ops mx1_soc_camera_host_ops = {
  552. .owner = THIS_MODULE,
  553. .add = mx1_camera_add_device,
  554. .remove = mx1_camera_remove_device,
  555. .set_bus_param = mx1_camera_set_bus_param,
  556. .set_fmt = mx1_camera_set_fmt,
  557. .try_fmt = mx1_camera_try_fmt,
  558. .init_videobuf = mx1_camera_init_videobuf,
  559. .reqbufs = mx1_camera_reqbufs,
  560. .poll = mx1_camera_poll,
  561. .querycap = mx1_camera_querycap,
  562. };
  563. static struct fiq_handler fh = {
  564. .name = "csi_sof"
  565. };
  566. static int __init mx1_camera_probe(struct platform_device *pdev)
  567. {
  568. struct mx1_camera_dev *pcdev;
  569. struct resource *res;
  570. struct pt_regs regs;
  571. struct clk *clk;
  572. void __iomem *base;
  573. unsigned int irq;
  574. int err = 0;
  575. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  576. irq = platform_get_irq(pdev, 0);
  577. if (!res || (int)irq <= 0) {
  578. err = -ENODEV;
  579. goto exit;
  580. }
  581. clk = clk_get(&pdev->dev, "csi_clk");
  582. if (IS_ERR(clk)) {
  583. err = PTR_ERR(clk);
  584. goto exit;
  585. }
  586. pcdev = kzalloc(sizeof(*pcdev), GFP_KERNEL);
  587. if (!pcdev) {
  588. dev_err(&pdev->dev, "Could not allocate pcdev\n");
  589. err = -ENOMEM;
  590. goto exit_put_clk;
  591. }
  592. pcdev->res = res;
  593. pcdev->clk = clk;
  594. pcdev->pdata = pdev->dev.platform_data;
  595. if (pcdev->pdata)
  596. pcdev->mclk = pcdev->pdata->mclk_10khz * 10000;
  597. if (!pcdev->mclk) {
  598. dev_warn(&pdev->dev,
  599. "mclk_10khz == 0! Please, fix your platform data. "
  600. "Using default 20MHz\n");
  601. pcdev->mclk = 20000000;
  602. }
  603. INIT_LIST_HEAD(&pcdev->capture);
  604. spin_lock_init(&pcdev->lock);
  605. /*
  606. * Request the regions.
  607. */
  608. if (!request_mem_region(res->start, resource_size(res), DRIVER_NAME)) {
  609. err = -EBUSY;
  610. goto exit_kfree;
  611. }
  612. base = ioremap(res->start, resource_size(res));
  613. if (!base) {
  614. err = -ENOMEM;
  615. goto exit_release;
  616. }
  617. pcdev->irq = irq;
  618. pcdev->base = base;
  619. /* request dma */
  620. pcdev->dma_chan = imx_dma_request_by_prio(DRIVER_NAME, DMA_PRIO_HIGH);
  621. if (pcdev->dma_chan < 0) {
  622. dev_err(&pdev->dev, "Can't request DMA for MX1 CSI\n");
  623. err = -EBUSY;
  624. goto exit_iounmap;
  625. }
  626. dev_dbg(&pdev->dev, "got DMA channel %d\n", pcdev->dma_chan);
  627. imx_dma_setup_handlers(pcdev->dma_chan, mx1_camera_dma_irq, NULL,
  628. pcdev);
  629. imx_dma_config_channel(pcdev->dma_chan, IMX_DMA_TYPE_FIFO,
  630. IMX_DMA_MEMSIZE_32, MX1_DMA_REQ_CSI_R, 0);
  631. /* burst length : 16 words = 64 bytes */
  632. imx_dma_config_burstlen(pcdev->dma_chan, 0);
  633. /* request irq */
  634. err = claim_fiq(&fh);
  635. if (err) {
  636. dev_err(&pdev->dev, "Camera interrupt register failed \n");
  637. goto exit_free_dma;
  638. }
  639. set_fiq_handler(&mx1_camera_sof_fiq_start, &mx1_camera_sof_fiq_end -
  640. &mx1_camera_sof_fiq_start);
  641. regs.ARM_r8 = (long)MX1_DMA_DIMR;
  642. regs.ARM_r9 = (long)MX1_DMA_CCR(pcdev->dma_chan);
  643. regs.ARM_r10 = (long)pcdev->base + CSICR1;
  644. regs.ARM_fp = (long)pcdev->base + CSISR;
  645. regs.ARM_sp = 1 << pcdev->dma_chan;
  646. set_fiq_regs(&regs);
  647. mxc_set_irq_fiq(irq, 1);
  648. enable_fiq(irq);
  649. pcdev->soc_host.drv_name = DRIVER_NAME;
  650. pcdev->soc_host.ops = &mx1_soc_camera_host_ops;
  651. pcdev->soc_host.priv = pcdev;
  652. pcdev->soc_host.v4l2_dev.dev = &pdev->dev;
  653. pcdev->soc_host.nr = pdev->id;
  654. err = soc_camera_host_register(&pcdev->soc_host);
  655. if (err)
  656. goto exit_free_irq;
  657. dev_info(&pdev->dev, "MX1 Camera driver loaded\n");
  658. return 0;
  659. exit_free_irq:
  660. disable_fiq(irq);
  661. mxc_set_irq_fiq(irq, 0);
  662. release_fiq(&fh);
  663. exit_free_dma:
  664. imx_dma_free(pcdev->dma_chan);
  665. exit_iounmap:
  666. iounmap(base);
  667. exit_release:
  668. release_mem_region(res->start, resource_size(res));
  669. exit_kfree:
  670. kfree(pcdev);
  671. exit_put_clk:
  672. clk_put(clk);
  673. exit:
  674. return err;
  675. }
  676. static int __exit mx1_camera_remove(struct platform_device *pdev)
  677. {
  678. struct soc_camera_host *soc_host = to_soc_camera_host(&pdev->dev);
  679. struct mx1_camera_dev *pcdev = container_of(soc_host,
  680. struct mx1_camera_dev, soc_host);
  681. struct resource *res;
  682. imx_dma_free(pcdev->dma_chan);
  683. disable_fiq(pcdev->irq);
  684. mxc_set_irq_fiq(pcdev->irq, 0);
  685. release_fiq(&fh);
  686. clk_put(pcdev->clk);
  687. soc_camera_host_unregister(soc_host);
  688. iounmap(pcdev->base);
  689. res = pcdev->res;
  690. release_mem_region(res->start, resource_size(res));
  691. kfree(pcdev);
  692. dev_info(&pdev->dev, "MX1 Camera driver unloaded\n");
  693. return 0;
  694. }
  695. static struct platform_driver mx1_camera_driver = {
  696. .driver = {
  697. .name = DRIVER_NAME,
  698. },
  699. .remove = __exit_p(mx1_camera_remove),
  700. };
  701. static int __init mx1_camera_init(void)
  702. {
  703. return platform_driver_probe(&mx1_camera_driver, mx1_camera_probe);
  704. }
  705. static void __exit mx1_camera_exit(void)
  706. {
  707. return platform_driver_unregister(&mx1_camera_driver);
  708. }
  709. module_init(mx1_camera_init);
  710. module_exit(mx1_camera_exit);
  711. MODULE_DESCRIPTION("i.MX1/i.MXL SoC Camera Host driver");
  712. MODULE_AUTHOR("Paulius Zaleckas <paulius.zaleckas@teltonika.lt>");
  713. MODULE_LICENSE("GPL v2");
  714. MODULE_VERSION(DRIVER_VERSION);
  715. MODULE_ALIAS("platform:" DRIVER_NAME);