powerdomain44xx.c 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176
  1. /*
  2. * OMAP4 powerdomain control
  3. *
  4. * Copyright (C) 2009-2010 Texas Instruments, Inc.
  5. * Copyright (C) 2007-2009 Nokia Corporation
  6. *
  7. * Derived from mach-omap2/powerdomain.c written by Paul Walmsley
  8. * Rajendra Nayak <rnayak@ti.com>
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License version 2 as
  12. * published by the Free Software Foundation.
  13. */
  14. #include <linux/io.h>
  15. #include <linux/errno.h>
  16. #include <linux/delay.h>
  17. #include <plat/powerdomain.h>
  18. #include <plat/prcm.h>
  19. #include "prm44xx.h"
  20. #include "prm-regbits-44xx.h"
  21. #include "powerdomains.h"
  22. static int omap4_pwrdm_set_next_pwrst(struct powerdomain *pwrdm, u8 pwrst)
  23. {
  24. prm_rmw_mod_reg_bits(OMAP_POWERSTATE_MASK,
  25. (pwrst << OMAP_POWERSTATE_SHIFT),
  26. pwrdm->prcm_offs, OMAP4_PM_PWSTCTRL);
  27. return 0;
  28. }
  29. static int omap4_pwrdm_read_next_pwrst(struct powerdomain *pwrdm)
  30. {
  31. return prm_read_mod_bits_shift(pwrdm->prcm_offs,
  32. OMAP4_PM_PWSTCTRL, OMAP_POWERSTATE_MASK);
  33. }
  34. static int omap4_pwrdm_read_pwrst(struct powerdomain *pwrdm)
  35. {
  36. return prm_read_mod_bits_shift(pwrdm->prcm_offs,
  37. OMAP4_PM_PWSTST, OMAP_POWERSTATEST_MASK);
  38. }
  39. static int omap4_pwrdm_read_prev_pwrst(struct powerdomain *pwrdm)
  40. {
  41. return prm_read_mod_bits_shift(pwrdm->prcm_offs, OMAP4_PM_PWSTST,
  42. OMAP4430_LASTPOWERSTATEENTERED_MASK);
  43. }
  44. static int omap4_pwrdm_set_lowpwrstchange(struct powerdomain *pwrdm)
  45. {
  46. prm_rmw_mod_reg_bits(OMAP4430_LOWPOWERSTATECHANGE_MASK,
  47. (1 << OMAP4430_LOWPOWERSTATECHANGE_SHIFT),
  48. pwrdm->prcm_offs, OMAP4_PM_PWSTCTRL);
  49. return 0;
  50. }
  51. static int omap4_pwrdm_clear_all_prev_pwrst(struct powerdomain *pwrdm)
  52. {
  53. prm_rmw_mod_reg_bits(OMAP4430_LASTPOWERSTATEENTERED_MASK,
  54. OMAP4430_LASTPOWERSTATEENTERED_MASK,
  55. pwrdm->prcm_offs, OMAP4_PM_PWSTST);
  56. return 0;
  57. }
  58. static int omap4_pwrdm_set_logic_retst(struct powerdomain *pwrdm, u8 pwrst)
  59. {
  60. u32 v;
  61. v = pwrst << __ffs(OMAP4430_LOGICRETSTATE_MASK);
  62. prm_rmw_mod_reg_bits(OMAP4430_LOGICRETSTATE_MASK, v,
  63. pwrdm->prcm_offs, OMAP4_PM_PWSTCTRL);
  64. return 0;
  65. }
  66. static int omap4_pwrdm_set_mem_onst(struct powerdomain *pwrdm, u8 bank,
  67. u8 pwrst)
  68. {
  69. u32 m;
  70. m = omap2_pwrdm_get_mem_bank_onstate_mask(bank);
  71. prm_rmw_mod_reg_bits(m, (pwrst << __ffs(m)), pwrdm->prcm_offs,
  72. OMAP4_PM_PWSTCTRL);
  73. return 0;
  74. }
  75. static int omap4_pwrdm_set_mem_retst(struct powerdomain *pwrdm, u8 bank,
  76. u8 pwrst)
  77. {
  78. u32 m;
  79. m = omap2_pwrdm_get_mem_bank_retst_mask(bank);
  80. prm_rmw_mod_reg_bits(m, (pwrst << __ffs(m)), pwrdm->prcm_offs,
  81. OMAP4_PM_PWSTCTRL);
  82. return 0;
  83. }
  84. static int omap4_pwrdm_read_logic_pwrst(struct powerdomain *pwrdm)
  85. {
  86. return prm_read_mod_bits_shift(pwrdm->prcm_offs, OMAP4_PM_PWSTST,
  87. OMAP4430_LOGICSTATEST_MASK);
  88. }
  89. static int omap4_pwrdm_read_logic_retst(struct powerdomain *pwrdm)
  90. {
  91. return prm_read_mod_bits_shift(pwrdm->prcm_offs, OMAP4_PM_PWSTCTRL,
  92. OMAP4430_LOGICRETSTATE_MASK);
  93. }
  94. static int omap4_pwrdm_read_mem_pwrst(struct powerdomain *pwrdm, u8 bank)
  95. {
  96. u32 m;
  97. m = omap2_pwrdm_get_mem_bank_stst_mask(bank);
  98. return prm_read_mod_bits_shift(pwrdm->prcm_offs, OMAP4_PM_PWSTST, m);
  99. }
  100. static int omap4_pwrdm_read_mem_retst(struct powerdomain *pwrdm, u8 bank)
  101. {
  102. u32 m;
  103. m = omap2_pwrdm_get_mem_bank_retst_mask(bank);
  104. return prm_read_mod_bits_shift(pwrdm->prcm_offs, OMAP4_PM_PWSTCTRL, m);
  105. }
  106. static int omap4_pwrdm_wait_transition(struct powerdomain *pwrdm)
  107. {
  108. u32 c = 0;
  109. /*
  110. * REVISIT: pwrdm_wait_transition() may be better implemented
  111. * via a callback and a periodic timer check -- how long do we expect
  112. * powerdomain transitions to take?
  113. */
  114. /* XXX Is this udelay() value meaningful? */
  115. while ((prm_read_mod_reg(pwrdm->prcm_offs, OMAP4_PM_PWSTST) &
  116. OMAP_INTRANSITION_MASK) &&
  117. (c++ < PWRDM_TRANSITION_BAILOUT))
  118. udelay(1);
  119. if (c > PWRDM_TRANSITION_BAILOUT) {
  120. printk(KERN_ERR "powerdomain: waited too long for "
  121. "powerdomain %s to complete transition\n", pwrdm->name);
  122. return -EAGAIN;
  123. }
  124. pr_debug("powerdomain: completed transition in %d loops\n", c);
  125. return 0;
  126. }
  127. struct pwrdm_ops omap4_pwrdm_operations = {
  128. .pwrdm_set_next_pwrst = omap4_pwrdm_set_next_pwrst,
  129. .pwrdm_read_next_pwrst = omap4_pwrdm_read_next_pwrst,
  130. .pwrdm_read_pwrst = omap4_pwrdm_read_pwrst,
  131. .pwrdm_read_prev_pwrst = omap4_pwrdm_read_prev_pwrst,
  132. .pwrdm_set_lowpwrstchange = omap4_pwrdm_set_lowpwrstchange,
  133. .pwrdm_clear_all_prev_pwrst = omap4_pwrdm_clear_all_prev_pwrst,
  134. .pwrdm_set_logic_retst = omap4_pwrdm_set_logic_retst,
  135. .pwrdm_read_logic_pwrst = omap4_pwrdm_read_logic_pwrst,
  136. .pwrdm_read_logic_retst = omap4_pwrdm_read_logic_retst,
  137. .pwrdm_read_mem_pwrst = omap4_pwrdm_read_mem_pwrst,
  138. .pwrdm_read_mem_retst = omap4_pwrdm_read_mem_retst,
  139. .pwrdm_set_mem_onst = omap4_pwrdm_set_mem_onst,
  140. .pwrdm_set_mem_retst = omap4_pwrdm_set_mem_retst,
  141. .pwrdm_wait_transition = omap4_pwrdm_wait_transition,
  142. };