platform.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276
  1. /*
  2. * arch/arm/mach-realview/include/mach/platform.h
  3. *
  4. * Copyright (c) ARM Limited 2003. All rights reserved.
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  19. */
  20. #ifndef __ASM_ARCH_PLATFORM_H
  21. #define __ASM_ARCH_PLATFORM_H
  22. /*
  23. * Memory definitions
  24. */
  25. #define REALVIEW_BOOT_ROM_LO 0x30000000 /* DoC Base (64Mb)...*/
  26. #define REALVIEW_BOOT_ROM_HI 0x30000000
  27. #define REALVIEW_BOOT_ROM_BASE REALVIEW_BOOT_ROM_HI /* Normal position */
  28. #define REALVIEW_BOOT_ROM_SIZE SZ_64M
  29. #define REALVIEW_SSRAM_BASE /* REALVIEW_SSMC_BASE ? */
  30. #define REALVIEW_SSRAM_SIZE SZ_2M
  31. /*
  32. * SDRAM
  33. */
  34. #define REALVIEW_SDRAM_BASE 0x00000000
  35. /*
  36. * Logic expansion modules
  37. *
  38. */
  39. /* ------------------------------------------------------------------------
  40. * RealView Registers
  41. * ------------------------------------------------------------------------
  42. *
  43. */
  44. #define REALVIEW_SYS_ID_OFFSET 0x00
  45. #define REALVIEW_SYS_SW_OFFSET 0x04
  46. #define REALVIEW_SYS_LED_OFFSET 0x08
  47. #define REALVIEW_SYS_OSC0_OFFSET 0x0C
  48. #define REALVIEW_SYS_OSC1_OFFSET 0x10
  49. #define REALVIEW_SYS_OSC2_OFFSET 0x14
  50. #define REALVIEW_SYS_OSC3_OFFSET 0x18
  51. #define REALVIEW_SYS_OSC4_OFFSET 0x1C /* OSC1 for RealView/AB */
  52. #define REALVIEW_SYS_LOCK_OFFSET 0x20
  53. #define REALVIEW_SYS_100HZ_OFFSET 0x24
  54. #define REALVIEW_SYS_CFGDATA1_OFFSET 0x28
  55. #define REALVIEW_SYS_CFGDATA2_OFFSET 0x2C
  56. #define REALVIEW_SYS_FLAGS_OFFSET 0x30
  57. #define REALVIEW_SYS_FLAGSSET_OFFSET 0x30
  58. #define REALVIEW_SYS_FLAGSCLR_OFFSET 0x34
  59. #define REALVIEW_SYS_NVFLAGS_OFFSET 0x38
  60. #define REALVIEW_SYS_NVFLAGSSET_OFFSET 0x38
  61. #define REALVIEW_SYS_NVFLAGSCLR_OFFSET 0x3C
  62. #define REALVIEW_SYS_RESETCTL_OFFSET 0x40
  63. #define REALVIEW_SYS_PCICTL_OFFSET 0x44
  64. #define REALVIEW_SYS_MCI_OFFSET 0x48
  65. #define REALVIEW_SYS_FLASH_OFFSET 0x4C
  66. #define REALVIEW_SYS_CLCD_OFFSET 0x50
  67. #define REALVIEW_SYS_CLCDSER_OFFSET 0x54
  68. #define REALVIEW_SYS_BOOTCS_OFFSET 0x58
  69. #define REALVIEW_SYS_24MHz_OFFSET 0x5C
  70. #define REALVIEW_SYS_MISC_OFFSET 0x60
  71. #define REALVIEW_SYS_IOSEL_OFFSET 0x70
  72. #define REALVIEW_SYS_PROCID_OFFSET 0x84
  73. #define REALVIEW_SYS_TEST_OSC0_OFFSET 0xC0
  74. #define REALVIEW_SYS_TEST_OSC1_OFFSET 0xC4
  75. #define REALVIEW_SYS_TEST_OSC2_OFFSET 0xC8
  76. #define REALVIEW_SYS_TEST_OSC3_OFFSET 0xCC
  77. #define REALVIEW_SYS_TEST_OSC4_OFFSET 0xD0
  78. #define REALVIEW_SYS_BASE 0x10000000
  79. #define REALVIEW_SYS_ID (REALVIEW_SYS_BASE + REALVIEW_SYS_ID_OFFSET)
  80. #define REALVIEW_SYS_SW (REALVIEW_SYS_BASE + REALVIEW_SYS_SW_OFFSET)
  81. #define REALVIEW_SYS_LED (REALVIEW_SYS_BASE + REALVIEW_SYS_LED_OFFSET)
  82. #define REALVIEW_SYS_OSC0 (REALVIEW_SYS_BASE + REALVIEW_SYS_OSC0_OFFSET)
  83. #define REALVIEW_SYS_OSC1 (REALVIEW_SYS_BASE + REALVIEW_SYS_OSC1_OFFSET)
  84. #define REALVIEW_SYS_LOCK (REALVIEW_SYS_BASE + REALVIEW_SYS_LOCK_OFFSET)
  85. #define REALVIEW_SYS_100HZ (REALVIEW_SYS_BASE + REALVIEW_SYS_100HZ_OFFSET)
  86. #define REALVIEW_SYS_CFGDATA1 (REALVIEW_SYS_BASE + REALVIEW_SYS_CFGDATA1_OFFSET)
  87. #define REALVIEW_SYS_CFGDATA2 (REALVIEW_SYS_BASE + REALVIEW_SYS_CFGDATA2_OFFSET)
  88. #define REALVIEW_SYS_FLAGS (REALVIEW_SYS_BASE + REALVIEW_SYS_FLAGS_OFFSET)
  89. #define REALVIEW_SYS_FLAGSSET (REALVIEW_SYS_BASE + REALVIEW_SYS_FLAGSSET_OFFSET)
  90. #define REALVIEW_SYS_FLAGSCLR (REALVIEW_SYS_BASE + REALVIEW_SYS_FLAGSCLR_OFFSET)
  91. #define REALVIEW_SYS_NVFLAGS (REALVIEW_SYS_BASE + REALVIEW_SYS_NVFLAGS_OFFSET)
  92. #define REALVIEW_SYS_NVFLAGSSET (REALVIEW_SYS_BASE + REALVIEW_SYS_NVFLAGSSET_OFFSET)
  93. #define REALVIEW_SYS_NVFLAGSCLR (REALVIEW_SYS_BASE + REALVIEW_SYS_NVFLAGSCLR_OFFSET)
  94. #define REALVIEW_SYS_RESETCTL (REALVIEW_SYS_BASE + REALVIEW_SYS_RESETCTL_OFFSET)
  95. #define REALVIEW_SYS_PCICTL (REALVIEW_SYS_BASE + REALVIEW_SYS_PCICTL_OFFSET)
  96. #define REALVIEW_SYS_MCI (REALVIEW_SYS_BASE + REALVIEW_SYS_MCI_OFFSET)
  97. #define REALVIEW_SYS_FLASH (REALVIEW_SYS_BASE + REALVIEW_SYS_FLASH_OFFSET)
  98. #define REALVIEW_SYS_CLCD (REALVIEW_SYS_BASE + REALVIEW_SYS_CLCD_OFFSET)
  99. #define REALVIEW_SYS_CLCDSER (REALVIEW_SYS_BASE + REALVIEW_SYS_CLCDSER_OFFSET)
  100. #define REALVIEW_SYS_BOOTCS (REALVIEW_SYS_BASE + REALVIEW_SYS_BOOTCS_OFFSET)
  101. #define REALVIEW_SYS_24MHz (REALVIEW_SYS_BASE + REALVIEW_SYS_24MHz_OFFSET)
  102. #define REALVIEW_SYS_MISC (REALVIEW_SYS_BASE + REALVIEW_SYS_MISC_OFFSET)
  103. #define REALVIEW_SYS_IOSEL (REALVIEW_SYS_BASE + REALVIEW_SYS_IOSEL_OFFSET)
  104. #define REALVIEW_SYS_PROCID (REALVIEW_SYS_BASE + REALVIEW_SYS_PROCID_OFFSET)
  105. #define REALVIEW_SYS_TEST_OSC0 (REALVIEW_SYS_BASE + REALVIEW_SYS_TEST_OSC0_OFFSET)
  106. #define REALVIEW_SYS_TEST_OSC1 (REALVIEW_SYS_BASE + REALVIEW_SYS_TEST_OSC1_OFFSET)
  107. #define REALVIEW_SYS_TEST_OSC2 (REALVIEW_SYS_BASE + REALVIEW_SYS_TEST_OSC2_OFFSET)
  108. #define REALVIEW_SYS_TEST_OSC3 (REALVIEW_SYS_BASE + REALVIEW_SYS_TEST_OSC3_OFFSET)
  109. #define REALVIEW_SYS_TEST_OSC4 (REALVIEW_SYS_BASE + REALVIEW_SYS_TEST_OSC4_OFFSET)
  110. /*
  111. * Values for REALVIEW_SYS_RESET_CTRL
  112. */
  113. #define REALVIEW_SYS_CTRL_RESET_CONFIGCLR 0x01
  114. #define REALVIEW_SYS_CTRL_RESET_CONFIGINIT 0x02
  115. #define REALVIEW_SYS_CTRL_RESET_DLLRESET 0x03
  116. #define REALVIEW_SYS_CTRL_RESET_PLLRESET 0x04
  117. #define REALVIEW_SYS_CTRL_RESET_POR 0x05
  118. #define REALVIEW_SYS_CTRL_RESET_DoC 0x06
  119. #define REALVIEW_SYS_CTRL_LED (1 << 0)
  120. /* ------------------------------------------------------------------------
  121. * RealView control registers
  122. * ------------------------------------------------------------------------
  123. */
  124. /*
  125. * REALVIEW_IDFIELD
  126. *
  127. * 31:24 = manufacturer (0x41 = ARM)
  128. * 23:16 = architecture (0x08 = AHB system bus, ASB processor bus)
  129. * 15:12 = FPGA (0x3 = XVC600 or XVC600E)
  130. * 11:4 = build value
  131. * 3:0 = revision number (0x1 = rev B (AHB))
  132. */
  133. /*
  134. * REALVIEW_SYS_LOCK
  135. * control access to SYS_OSCx, SYS_CFGDATAx, SYS_RESETCTL,
  136. * SYS_CLD, SYS_BOOTCS
  137. */
  138. #define REALVIEW_SYS_LOCK_LOCKED (1 << 16)
  139. #define REALVIEW_SYS_LOCKVAL_MASK 0xFFFF /* write 0xA05F to enable write access */
  140. /*
  141. * REALVIEW_SYS_FLASH
  142. */
  143. #define REALVIEW_FLASHPROG_FLVPPEN (1 << 0) /* Enable writing to flash */
  144. /*
  145. * REALVIEW_INTREG
  146. * - used to acknowledge and control MMCI and UART interrupts
  147. */
  148. #define REALVIEW_INTREG_WPROT 0x00 /* MMC protection status (no interrupt generated) */
  149. #define REALVIEW_INTREG_RI0 0x01 /* Ring indicator UART0 is asserted, */
  150. #define REALVIEW_INTREG_CARDIN 0x08 /* MMCI card in detect */
  151. /* write 1 to acknowledge and clear */
  152. #define REALVIEW_INTREG_RI1 0x02 /* Ring indicator UART1 is asserted, */
  153. #define REALVIEW_INTREG_CARDINSERT 0x03 /* Signal insertion of MMC card */
  154. /*
  155. * RealView common peripheral addresses
  156. */
  157. #define REALVIEW_SCTL_BASE 0x10001000 /* System controller */
  158. #define REALVIEW_I2C_BASE 0x10002000 /* I2C control */
  159. #define REALVIEW_AACI_BASE 0x10004000 /* Audio */
  160. #define REALVIEW_MMCI0_BASE 0x10005000 /* MMC interface */
  161. #define REALVIEW_KMI0_BASE 0x10006000 /* KMI interface */
  162. #define REALVIEW_KMI1_BASE 0x10007000 /* KMI 2nd interface */
  163. #define REALVIEW_CHAR_LCD_BASE 0x10008000 /* Character LCD */
  164. #define REALVIEW_SCI_BASE 0x1000E000 /* Smart card controller */
  165. #define REALVIEW_GPIO1_BASE 0x10014000 /* GPIO port 1 */
  166. #define REALVIEW_GPIO2_BASE 0x10015000 /* GPIO port 2 */
  167. #define REALVIEW_DMC_BASE 0x10018000 /* DMC configuration */
  168. #define REALVIEW_DMAC_BASE 0x10030000 /* DMA controller */
  169. /* PCI space */
  170. #define REALVIEW_PCI_BASE 0x41000000 /* PCI Interface */
  171. #define REALVIEW_PCI_CFG_BASE 0x42000000
  172. #define REALVIEW_PCI_MEM_BASE0 0x44000000
  173. #define REALVIEW_PCI_MEM_BASE1 0x50000000
  174. #define REALVIEW_PCI_MEM_BASE2 0x60000000
  175. /* Sizes of above maps */
  176. #define REALVIEW_PCI_BASE_SIZE 0x01000000
  177. #define REALVIEW_PCI_CFG_BASE_SIZE 0x02000000
  178. #define REALVIEW_PCI_MEM_BASE0_SIZE 0x0c000000 /* 32Mb */
  179. #define REALVIEW_PCI_MEM_BASE1_SIZE 0x10000000 /* 256Mb */
  180. #define REALVIEW_PCI_MEM_BASE2_SIZE 0x10000000 /* 256Mb */
  181. #define REALVIEW_SDRAM67_BASE 0x70000000 /* SDRAM banks 6 and 7 */
  182. #define REALVIEW_LT_BASE 0x80000000 /* Logic Tile expansion */
  183. /*
  184. * Disk on Chip
  185. */
  186. #define REALVIEW_DOC_BASE 0x2C000000
  187. #define REALVIEW_DOC_SIZE (16 << 20)
  188. #define REALVIEW_DOC_PAGE_SIZE 512
  189. #define REALVIEW_DOC_TOTAL_PAGES (DOC_SIZE / PAGE_SIZE)
  190. #define ERASE_UNIT_PAGES 32
  191. #define START_PAGE 0x80
  192. /*
  193. * LED settings, bits [7:0]
  194. */
  195. #define REALVIEW_SYS_LED0 (1 << 0)
  196. #define REALVIEW_SYS_LED1 (1 << 1)
  197. #define REALVIEW_SYS_LED2 (1 << 2)
  198. #define REALVIEW_SYS_LED3 (1 << 3)
  199. #define REALVIEW_SYS_LED4 (1 << 4)
  200. #define REALVIEW_SYS_LED5 (1 << 5)
  201. #define REALVIEW_SYS_LED6 (1 << 6)
  202. #define REALVIEW_SYS_LED7 (1 << 7)
  203. #define ALL_LEDS 0xFF
  204. #define LED_BANK REALVIEW_SYS_LED
  205. /*
  206. * Control registers
  207. */
  208. #define REALVIEW_IDFIELD_OFFSET 0x0 /* RealView build information */
  209. #define REALVIEW_FLASHPROG_OFFSET 0x4 /* Flash devices */
  210. #define REALVIEW_INTREG_OFFSET 0x8 /* Interrupt control */
  211. #define REALVIEW_DECODE_OFFSET 0xC /* Fitted logic modules */
  212. /*
  213. * Clean base - dummy
  214. *
  215. */
  216. #define CLEAN_BASE REALVIEW_BOOT_ROM_HI
  217. /*
  218. * System controller bit assignment
  219. */
  220. #define REALVIEW_REFCLK 0
  221. #define REALVIEW_TIMCLK 1
  222. #define REALVIEW_TIMER1_EnSel 15
  223. #define REALVIEW_TIMER2_EnSel 17
  224. #define REALVIEW_TIMER3_EnSel 19
  225. #define REALVIEW_TIMER4_EnSel 21
  226. #define MAX_TIMER 2
  227. #define MAX_PERIOD 699050
  228. #define TICKS_PER_uSEC 1
  229. /*
  230. * These are useconds NOT ticks.
  231. *
  232. */
  233. #define mSEC_1 1000
  234. #define mSEC_5 (mSEC_1 * 5)
  235. #define mSEC_10 (mSEC_1 * 10)
  236. #define mSEC_25 (mSEC_1 * 25)
  237. #define SEC_1 (mSEC_1 * 1000)
  238. #define REALVIEW_CSR_BASE 0x10000000
  239. #define REALVIEW_CSR_SIZE 0x10000000
  240. #endif /* __ASM_ARCH_PLATFORM_H */