smctr.c 187 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740
  1. /*
  2. * smctr.c: A network driver for the SMC Token Ring Adapters.
  3. *
  4. * Written by Jay Schulist <jschlst@samba.org>
  5. *
  6. * This software may be used and distributed according to the terms
  7. * of the GNU General Public License, incorporated herein by reference.
  8. *
  9. * This device driver works with the following SMC adapters:
  10. * - SMC TokenCard Elite (8115T, chips 825/584)
  11. * - SMC TokenCard Elite/A MCA (8115T/A, chips 825/594)
  12. *
  13. * Source(s):
  14. * - SMC TokenCard SDK.
  15. *
  16. * Maintainer(s):
  17. * JS Jay Schulist <jschlst@samba.org>
  18. *
  19. * Changes:
  20. * 07102000 JS Fixed a timing problem in smctr_wait_cmd();
  21. * Also added a bit more discriptive error msgs.
  22. * 07122000 JS Fixed problem with detecting a card with
  23. * module io/irq/mem specified.
  24. *
  25. * To do:
  26. * 1. Multicast support.
  27. *
  28. * Initial 2.5 cleanup Alan Cox <alan@redhat.com> 2002/10/28
  29. */
  30. #include <linux/module.h>
  31. #include <linux/kernel.h>
  32. #include <linux/types.h>
  33. #include <linux/fcntl.h>
  34. #include <linux/interrupt.h>
  35. #include <linux/ptrace.h>
  36. #include <linux/ioport.h>
  37. #include <linux/in.h>
  38. #include <linux/slab.h>
  39. #include <linux/string.h>
  40. #include <linux/time.h>
  41. #include <linux/errno.h>
  42. #include <linux/init.h>
  43. #include <linux/pci.h>
  44. #include <linux/mca-legacy.h>
  45. #include <linux/delay.h>
  46. #include <linux/netdevice.h>
  47. #include <linux/etherdevice.h>
  48. #include <linux/skbuff.h>
  49. #include <linux/trdevice.h>
  50. #include <linux/bitops.h>
  51. #include <asm/system.h>
  52. #include <asm/io.h>
  53. #include <asm/dma.h>
  54. #include <asm/irq.h>
  55. #if BITS_PER_LONG == 64
  56. #error FIXME: driver does not support 64-bit platforms
  57. #endif
  58. #include "smctr.h" /* Our Stuff */
  59. #include "smctr_firmware.h" /* SMC adapter firmware */
  60. static char version[] __initdata = KERN_INFO "smctr.c: v1.4 7/12/00 by jschlst@samba.org\n";
  61. static const char cardname[] = "smctr";
  62. #define SMCTR_IO_EXTENT 20
  63. #ifdef CONFIG_MCA_LEGACY
  64. static unsigned int smctr_posid = 0x6ec6;
  65. #endif
  66. static int ringspeed;
  67. /* SMC Name of the Adapter. */
  68. static char smctr_name[] = "SMC TokenCard";
  69. static char *smctr_model = "Unknown";
  70. /* Use 0 for production, 1 for verification, 2 for debug, and
  71. * 3 for very verbose debug.
  72. */
  73. #ifndef SMCTR_DEBUG
  74. #define SMCTR_DEBUG 1
  75. #endif
  76. static unsigned int smctr_debug = SMCTR_DEBUG;
  77. /* smctr.c prototypes and functions are arranged alphabeticly
  78. * for clearity, maintainability and pure old fashion fun.
  79. */
  80. /* A */
  81. static int smctr_alloc_shared_memory(struct net_device *dev);
  82. /* B */
  83. static int smctr_bypass_state(struct net_device *dev);
  84. /* C */
  85. static int smctr_checksum_firmware(struct net_device *dev);
  86. static int __init smctr_chk_isa(struct net_device *dev);
  87. static int smctr_chg_rx_mask(struct net_device *dev);
  88. static int smctr_clear_int(struct net_device *dev);
  89. static int smctr_clear_trc_reset(int ioaddr);
  90. static int smctr_close(struct net_device *dev);
  91. /* D */
  92. static int smctr_decode_firmware(struct net_device *dev);
  93. static int smctr_disable_16bit(struct net_device *dev);
  94. static int smctr_disable_adapter_ctrl_store(struct net_device *dev);
  95. static int smctr_disable_bic_int(struct net_device *dev);
  96. /* E */
  97. static int smctr_enable_16bit(struct net_device *dev);
  98. static int smctr_enable_adapter_ctrl_store(struct net_device *dev);
  99. static int smctr_enable_adapter_ram(struct net_device *dev);
  100. static int smctr_enable_bic_int(struct net_device *dev);
  101. /* G */
  102. static int __init smctr_get_boardid(struct net_device *dev, int mca);
  103. static int smctr_get_group_address(struct net_device *dev);
  104. static int smctr_get_functional_address(struct net_device *dev);
  105. static unsigned int smctr_get_num_rx_bdbs(struct net_device *dev);
  106. static int smctr_get_physical_drop_number(struct net_device *dev);
  107. static __u8 *smctr_get_rx_pointer(struct net_device *dev, short queue);
  108. static int smctr_get_station_id(struct net_device *dev);
  109. static struct net_device_stats *smctr_get_stats(struct net_device *dev);
  110. static FCBlock *smctr_get_tx_fcb(struct net_device *dev, __u16 queue,
  111. __u16 bytes_count);
  112. static int smctr_get_upstream_neighbor_addr(struct net_device *dev);
  113. /* H */
  114. static int smctr_hardware_send_packet(struct net_device *dev,
  115. struct net_local *tp);
  116. /* I */
  117. static int smctr_init_acbs(struct net_device *dev);
  118. static int smctr_init_adapter(struct net_device *dev);
  119. static int smctr_init_card_real(struct net_device *dev);
  120. static int smctr_init_rx_bdbs(struct net_device *dev);
  121. static int smctr_init_rx_fcbs(struct net_device *dev);
  122. static int smctr_init_shared_memory(struct net_device *dev);
  123. static int smctr_init_tx_bdbs(struct net_device *dev);
  124. static int smctr_init_tx_fcbs(struct net_device *dev);
  125. static int smctr_internal_self_test(struct net_device *dev);
  126. static irqreturn_t smctr_interrupt(int irq, void *dev_id, struct pt_regs *regs);
  127. static int smctr_issue_enable_int_cmd(struct net_device *dev,
  128. __u16 interrupt_enable_mask);
  129. static int smctr_issue_int_ack(struct net_device *dev, __u16 iack_code,
  130. __u16 ibits);
  131. static int smctr_issue_init_timers_cmd(struct net_device *dev);
  132. static int smctr_issue_init_txrx_cmd(struct net_device *dev);
  133. static int smctr_issue_insert_cmd(struct net_device *dev);
  134. static int smctr_issue_read_ring_status_cmd(struct net_device *dev);
  135. static int smctr_issue_read_word_cmd(struct net_device *dev, __u16 aword_cnt);
  136. static int smctr_issue_remove_cmd(struct net_device *dev);
  137. static int smctr_issue_resume_acb_cmd(struct net_device *dev);
  138. static int smctr_issue_resume_rx_bdb_cmd(struct net_device *dev, __u16 queue);
  139. static int smctr_issue_resume_rx_fcb_cmd(struct net_device *dev, __u16 queue);
  140. static int smctr_issue_resume_tx_fcb_cmd(struct net_device *dev, __u16 queue);
  141. static int smctr_issue_test_internal_rom_cmd(struct net_device *dev);
  142. static int smctr_issue_test_hic_cmd(struct net_device *dev);
  143. static int smctr_issue_test_mac_reg_cmd(struct net_device *dev);
  144. static int smctr_issue_trc_loopback_cmd(struct net_device *dev);
  145. static int smctr_issue_tri_loopback_cmd(struct net_device *dev);
  146. static int smctr_issue_write_byte_cmd(struct net_device *dev,
  147. short aword_cnt, void *byte);
  148. static int smctr_issue_write_word_cmd(struct net_device *dev,
  149. short aword_cnt, void *word);
  150. /* J */
  151. static int smctr_join_complete_state(struct net_device *dev);
  152. /* L */
  153. static int smctr_link_tx_fcbs_to_bdbs(struct net_device *dev);
  154. static int smctr_load_firmware(struct net_device *dev);
  155. static int smctr_load_node_addr(struct net_device *dev);
  156. static int smctr_lobe_media_test(struct net_device *dev);
  157. static int smctr_lobe_media_test_cmd(struct net_device *dev);
  158. static int smctr_lobe_media_test_state(struct net_device *dev);
  159. /* M */
  160. static int smctr_make_8025_hdr(struct net_device *dev,
  161. MAC_HEADER *rmf, MAC_HEADER *tmf, __u16 ac_fc);
  162. static int smctr_make_access_pri(struct net_device *dev,
  163. MAC_SUB_VECTOR *tsv);
  164. static int smctr_make_addr_mod(struct net_device *dev, MAC_SUB_VECTOR *tsv);
  165. static int smctr_make_auth_funct_class(struct net_device *dev,
  166. MAC_SUB_VECTOR *tsv);
  167. static int smctr_make_corr(struct net_device *dev,
  168. MAC_SUB_VECTOR *tsv, __u16 correlator);
  169. static int smctr_make_funct_addr(struct net_device *dev,
  170. MAC_SUB_VECTOR *tsv);
  171. static int smctr_make_group_addr(struct net_device *dev,
  172. MAC_SUB_VECTOR *tsv);
  173. static int smctr_make_phy_drop_num(struct net_device *dev,
  174. MAC_SUB_VECTOR *tsv);
  175. static int smctr_make_product_id(struct net_device *dev, MAC_SUB_VECTOR *tsv);
  176. static int smctr_make_station_id(struct net_device *dev, MAC_SUB_VECTOR *tsv);
  177. static int smctr_make_ring_station_status(struct net_device *dev,
  178. MAC_SUB_VECTOR *tsv);
  179. static int smctr_make_ring_station_version(struct net_device *dev,
  180. MAC_SUB_VECTOR *tsv);
  181. static int smctr_make_tx_status_code(struct net_device *dev,
  182. MAC_SUB_VECTOR *tsv, __u16 tx_fstatus);
  183. static int smctr_make_upstream_neighbor_addr(struct net_device *dev,
  184. MAC_SUB_VECTOR *tsv);
  185. static int smctr_make_wrap_data(struct net_device *dev,
  186. MAC_SUB_VECTOR *tsv);
  187. /* O */
  188. static int smctr_open(struct net_device *dev);
  189. static int smctr_open_tr(struct net_device *dev);
  190. /* P */
  191. struct net_device *smctr_probe(int unit);
  192. static int __init smctr_probe1(struct net_device *dev, int ioaddr);
  193. static int smctr_process_rx_packet(MAC_HEADER *rmf, __u16 size,
  194. struct net_device *dev, __u16 rx_status);
  195. /* R */
  196. static int smctr_ram_memory_test(struct net_device *dev);
  197. static int smctr_rcv_chg_param(struct net_device *dev, MAC_HEADER *rmf,
  198. __u16 *correlator);
  199. static int smctr_rcv_init(struct net_device *dev, MAC_HEADER *rmf,
  200. __u16 *correlator);
  201. static int smctr_rcv_tx_forward(struct net_device *dev, MAC_HEADER *rmf);
  202. static int smctr_rcv_rq_addr_state_attch(struct net_device *dev,
  203. MAC_HEADER *rmf, __u16 *correlator);
  204. static int smctr_rcv_unknown(struct net_device *dev, MAC_HEADER *rmf,
  205. __u16 *correlator);
  206. static int smctr_reset_adapter(struct net_device *dev);
  207. static int smctr_restart_tx_chain(struct net_device *dev, short queue);
  208. static int smctr_ring_status_chg(struct net_device *dev);
  209. static int smctr_rx_frame(struct net_device *dev);
  210. /* S */
  211. static int smctr_send_dat(struct net_device *dev);
  212. static int smctr_send_packet(struct sk_buff *skb, struct net_device *dev);
  213. static int smctr_send_lobe_media_test(struct net_device *dev);
  214. static int smctr_send_rpt_addr(struct net_device *dev, MAC_HEADER *rmf,
  215. __u16 correlator);
  216. static int smctr_send_rpt_attch(struct net_device *dev, MAC_HEADER *rmf,
  217. __u16 correlator);
  218. static int smctr_send_rpt_state(struct net_device *dev, MAC_HEADER *rmf,
  219. __u16 correlator);
  220. static int smctr_send_rpt_tx_forward(struct net_device *dev,
  221. MAC_HEADER *rmf, __u16 tx_fstatus);
  222. static int smctr_send_rsp(struct net_device *dev, MAC_HEADER *rmf,
  223. __u16 rcode, __u16 correlator);
  224. static int smctr_send_rq_init(struct net_device *dev);
  225. static int smctr_send_tx_forward(struct net_device *dev, MAC_HEADER *rmf,
  226. __u16 *tx_fstatus);
  227. static int smctr_set_auth_access_pri(struct net_device *dev,
  228. MAC_SUB_VECTOR *rsv);
  229. static int smctr_set_auth_funct_class(struct net_device *dev,
  230. MAC_SUB_VECTOR *rsv);
  231. static int smctr_set_corr(struct net_device *dev, MAC_SUB_VECTOR *rsv,
  232. __u16 *correlator);
  233. static int smctr_set_error_timer_value(struct net_device *dev,
  234. MAC_SUB_VECTOR *rsv);
  235. static int smctr_set_frame_forward(struct net_device *dev,
  236. MAC_SUB_VECTOR *rsv, __u8 dc_sc);
  237. static int smctr_set_local_ring_num(struct net_device *dev,
  238. MAC_SUB_VECTOR *rsv);
  239. static unsigned short smctr_set_ctrl_attention(struct net_device *dev);
  240. static void smctr_set_multicast_list(struct net_device *dev);
  241. static int smctr_set_page(struct net_device *dev, __u8 *buf);
  242. static int smctr_set_phy_drop(struct net_device *dev,
  243. MAC_SUB_VECTOR *rsv);
  244. static int smctr_set_ring_speed(struct net_device *dev);
  245. static int smctr_set_rx_look_ahead(struct net_device *dev);
  246. static int smctr_set_trc_reset(int ioaddr);
  247. static int smctr_setup_single_cmd(struct net_device *dev,
  248. __u16 command, __u16 subcommand);
  249. static int smctr_setup_single_cmd_w_data(struct net_device *dev,
  250. __u16 command, __u16 subcommand);
  251. static char *smctr_malloc(struct net_device *dev, __u16 size);
  252. static int smctr_status_chg(struct net_device *dev);
  253. /* T */
  254. static void smctr_timeout(struct net_device *dev);
  255. static int smctr_trc_send_packet(struct net_device *dev, FCBlock *fcb,
  256. __u16 queue);
  257. static __u16 smctr_tx_complete(struct net_device *dev, __u16 queue);
  258. static unsigned short smctr_tx_move_frame(struct net_device *dev,
  259. struct sk_buff *skb, __u8 *pbuff, unsigned int bytes);
  260. /* U */
  261. static int smctr_update_err_stats(struct net_device *dev);
  262. static int smctr_update_rx_chain(struct net_device *dev, __u16 queue);
  263. static int smctr_update_tx_chain(struct net_device *dev, FCBlock *fcb,
  264. __u16 queue);
  265. /* W */
  266. static int smctr_wait_cmd(struct net_device *dev);
  267. static int smctr_wait_while_cbusy(struct net_device *dev);
  268. #define TO_256_BYTE_BOUNDRY(X) (((X + 0xff) & 0xff00) - X)
  269. #define TO_PARAGRAPH_BOUNDRY(X) (((X + 0x0f) & 0xfff0) - X)
  270. #define PARAGRAPH_BOUNDRY(X) smctr_malloc(dev, TO_PARAGRAPH_BOUNDRY(X))
  271. /* Allocate Adapter Shared Memory.
  272. * IMPORTANT NOTE: Any changes to this function MUST be mirrored in the
  273. * function "get_num_rx_bdbs" below!!!
  274. *
  275. * Order of memory allocation:
  276. *
  277. * 0. Initial System Configuration Block Pointer
  278. * 1. System Configuration Block
  279. * 2. System Control Block
  280. * 3. Action Command Block
  281. * 4. Interrupt Status Block
  282. *
  283. * 5. MAC TX FCB'S
  284. * 6. NON-MAC TX FCB'S
  285. * 7. MAC TX BDB'S
  286. * 8. NON-MAC TX BDB'S
  287. * 9. MAC RX FCB'S
  288. * 10. NON-MAC RX FCB'S
  289. * 11. MAC RX BDB'S
  290. * 12. NON-MAC RX BDB'S
  291. * 13. MAC TX Data Buffer( 1, 256 byte buffer)
  292. * 14. MAC RX Data Buffer( 1, 256 byte buffer)
  293. *
  294. * 15. NON-MAC TX Data Buffer
  295. * 16. NON-MAC RX Data Buffer
  296. */
  297. static int smctr_alloc_shared_memory(struct net_device *dev)
  298. {
  299. struct net_local *tp = netdev_priv(dev);
  300. if(smctr_debug > 10)
  301. printk(KERN_DEBUG "%s: smctr_alloc_shared_memory\n", dev->name);
  302. /* Allocate initial System Control Block pointer.
  303. * This pointer is located in the last page, last offset - 4.
  304. */
  305. tp->iscpb_ptr = (ISCPBlock *)(tp->ram_access + ((__u32)64 * 0x400)
  306. - (long)ISCP_BLOCK_SIZE);
  307. /* Allocate System Control Blocks. */
  308. tp->scgb_ptr = (SCGBlock *)smctr_malloc(dev, sizeof(SCGBlock));
  309. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  310. tp->sclb_ptr = (SCLBlock *)smctr_malloc(dev, sizeof(SCLBlock));
  311. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  312. tp->acb_head = (ACBlock *)smctr_malloc(dev,
  313. sizeof(ACBlock)*tp->num_acbs);
  314. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  315. tp->isb_ptr = (ISBlock *)smctr_malloc(dev, sizeof(ISBlock));
  316. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  317. tp->misc_command_data = (__u16 *)smctr_malloc(dev, MISC_DATA_SIZE);
  318. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  319. /* Allocate transmit FCBs. */
  320. tp->tx_fcb_head[MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  321. sizeof(FCBlock) * tp->num_tx_fcbs[MAC_QUEUE]);
  322. tp->tx_fcb_head[NON_MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  323. sizeof(FCBlock) * tp->num_tx_fcbs[NON_MAC_QUEUE]);
  324. tp->tx_fcb_head[BUG_QUEUE] = (FCBlock *)smctr_malloc(dev,
  325. sizeof(FCBlock) * tp->num_tx_fcbs[BUG_QUEUE]);
  326. /* Allocate transmit BDBs. */
  327. tp->tx_bdb_head[MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  328. sizeof(BDBlock) * tp->num_tx_bdbs[MAC_QUEUE]);
  329. tp->tx_bdb_head[NON_MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  330. sizeof(BDBlock) * tp->num_tx_bdbs[NON_MAC_QUEUE]);
  331. tp->tx_bdb_head[BUG_QUEUE] = (BDBlock *)smctr_malloc(dev,
  332. sizeof(BDBlock) * tp->num_tx_bdbs[BUG_QUEUE]);
  333. /* Allocate receive FCBs. */
  334. tp->rx_fcb_head[MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  335. sizeof(FCBlock) * tp->num_rx_fcbs[MAC_QUEUE]);
  336. tp->rx_fcb_head[NON_MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  337. sizeof(FCBlock) * tp->num_rx_fcbs[NON_MAC_QUEUE]);
  338. /* Allocate receive BDBs. */
  339. tp->rx_bdb_head[MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  340. sizeof(BDBlock) * tp->num_rx_bdbs[MAC_QUEUE]);
  341. tp->rx_bdb_end[MAC_QUEUE] = (BDBlock *)smctr_malloc(dev, 0);
  342. tp->rx_bdb_head[NON_MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  343. sizeof(BDBlock) * tp->num_rx_bdbs[NON_MAC_QUEUE]);
  344. tp->rx_bdb_end[NON_MAC_QUEUE] = (BDBlock *)smctr_malloc(dev, 0);
  345. /* Allocate MAC transmit buffers.
  346. * MAC Tx Buffers doen't have to be on an ODD Boundry.
  347. */
  348. tp->tx_buff_head[MAC_QUEUE]
  349. = (__u16 *)smctr_malloc(dev, tp->tx_buff_size[MAC_QUEUE]);
  350. tp->tx_buff_curr[MAC_QUEUE] = tp->tx_buff_head[MAC_QUEUE];
  351. tp->tx_buff_end [MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  352. /* Allocate BUG transmit buffers. */
  353. tp->tx_buff_head[BUG_QUEUE]
  354. = (__u16 *)smctr_malloc(dev, tp->tx_buff_size[BUG_QUEUE]);
  355. tp->tx_buff_curr[BUG_QUEUE] = tp->tx_buff_head[BUG_QUEUE];
  356. tp->tx_buff_end[BUG_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  357. /* Allocate MAC receive data buffers.
  358. * MAC Rx buffer doesn't have to be on a 256 byte boundary.
  359. */
  360. tp->rx_buff_head[MAC_QUEUE] = (__u16 *)smctr_malloc(dev,
  361. RX_DATA_BUFFER_SIZE * tp->num_rx_bdbs[MAC_QUEUE]);
  362. tp->rx_buff_end[MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  363. /* Allocate Non-MAC transmit buffers.
  364. * ?? For maximum Netware performance, put Tx Buffers on
  365. * ODD Boundry and then restore malloc to Even Boundrys.
  366. */
  367. smctr_malloc(dev, 1L);
  368. tp->tx_buff_head[NON_MAC_QUEUE]
  369. = (__u16 *)smctr_malloc(dev, tp->tx_buff_size[NON_MAC_QUEUE]);
  370. tp->tx_buff_curr[NON_MAC_QUEUE] = tp->tx_buff_head[NON_MAC_QUEUE];
  371. tp->tx_buff_end [NON_MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  372. smctr_malloc(dev, 1L);
  373. /* Allocate Non-MAC receive data buffers.
  374. * To guarantee a minimum of 256 contigous memory to
  375. * UM_Receive_Packet's lookahead pointer, before a page
  376. * change or ring end is encountered, place each rx buffer on
  377. * a 256 byte boundary.
  378. */
  379. smctr_malloc(dev, TO_256_BYTE_BOUNDRY(tp->sh_mem_used));
  380. tp->rx_buff_head[NON_MAC_QUEUE] = (__u16 *)smctr_malloc(dev,
  381. RX_DATA_BUFFER_SIZE * tp->num_rx_bdbs[NON_MAC_QUEUE]);
  382. tp->rx_buff_end[NON_MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  383. return (0);
  384. }
  385. /* Enter Bypass state. */
  386. static int smctr_bypass_state(struct net_device *dev)
  387. {
  388. int err;
  389. if(smctr_debug > 10)
  390. printk(KERN_DEBUG "%s: smctr_bypass_state\n", dev->name);
  391. err = smctr_setup_single_cmd(dev, ACB_CMD_CHANGE_JOIN_STATE, JS_BYPASS_STATE);
  392. return (err);
  393. }
  394. static int smctr_checksum_firmware(struct net_device *dev)
  395. {
  396. struct net_local *tp = netdev_priv(dev);
  397. __u16 i, checksum = 0;
  398. if(smctr_debug > 10)
  399. printk(KERN_DEBUG "%s: smctr_checksum_firmware\n", dev->name);
  400. smctr_enable_adapter_ctrl_store(dev);
  401. for(i = 0; i < CS_RAM_SIZE; i += 2)
  402. checksum += *((__u16 *)(tp->ram_access + i));
  403. tp->microcode_version = *(__u16 *)(tp->ram_access
  404. + CS_RAM_VERSION_OFFSET);
  405. tp->microcode_version >>= 8;
  406. smctr_disable_adapter_ctrl_store(dev);
  407. if(checksum)
  408. return (checksum);
  409. return (0);
  410. }
  411. static int __init smctr_chk_mca(struct net_device *dev)
  412. {
  413. #ifdef CONFIG_MCA_LEGACY
  414. struct net_local *tp = netdev_priv(dev);
  415. int current_slot;
  416. __u8 r1, r2, r3, r4, r5;
  417. current_slot = mca_find_unused_adapter(smctr_posid, 0);
  418. if(current_slot == MCA_NOTFOUND)
  419. return (-ENODEV);
  420. mca_set_adapter_name(current_slot, smctr_name);
  421. mca_mark_as_used(current_slot);
  422. tp->slot_num = current_slot;
  423. r1 = mca_read_stored_pos(tp->slot_num, 2);
  424. r2 = mca_read_stored_pos(tp->slot_num, 3);
  425. if(tp->slot_num)
  426. outb(CNFG_POS_CONTROL_REG, (__u8)((tp->slot_num - 1) | CNFG_SLOT_ENABLE_BIT));
  427. else
  428. outb(CNFG_POS_CONTROL_REG, (__u8)((tp->slot_num) | CNFG_SLOT_ENABLE_BIT));
  429. r1 = inb(CNFG_POS_REG1);
  430. r2 = inb(CNFG_POS_REG0);
  431. tp->bic_type = BIC_594_CHIP;
  432. /* IO */
  433. r2 = mca_read_stored_pos(tp->slot_num, 2);
  434. r2 &= 0xF0;
  435. dev->base_addr = ((__u16)r2 << 8) + (__u16)0x800;
  436. request_region(dev->base_addr, SMCTR_IO_EXTENT, smctr_name);
  437. /* IRQ */
  438. r5 = mca_read_stored_pos(tp->slot_num, 5);
  439. r5 &= 0xC;
  440. switch(r5)
  441. {
  442. case 0:
  443. dev->irq = 3;
  444. break;
  445. case 0x4:
  446. dev->irq = 4;
  447. break;
  448. case 0x8:
  449. dev->irq = 10;
  450. break;
  451. default:
  452. dev->irq = 15;
  453. break;
  454. }
  455. if (request_irq(dev->irq, smctr_interrupt, IRQF_SHARED, smctr_name, dev)) {
  456. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  457. return -ENODEV;
  458. }
  459. /* Get RAM base */
  460. r3 = mca_read_stored_pos(tp->slot_num, 3);
  461. tp->ram_base = ((__u32)(r3 & 0x7) << 13) + 0x0C0000;
  462. if (r3 & 0x8)
  463. tp->ram_base += 0x010000;
  464. if (r3 & 0x80)
  465. tp->ram_base += 0xF00000;
  466. /* Get Ram Size */
  467. r3 &= 0x30;
  468. r3 >>= 4;
  469. tp->ram_usable = (__u16)CNFG_SIZE_8KB << r3;
  470. tp->ram_size = (__u16)CNFG_SIZE_64KB;
  471. tp->board_id |= TOKEN_MEDIA;
  472. r4 = mca_read_stored_pos(tp->slot_num, 4);
  473. tp->rom_base = ((__u32)(r4 & 0x7) << 13) + 0x0C0000;
  474. if (r4 & 0x8)
  475. tp->rom_base += 0x010000;
  476. /* Get ROM size. */
  477. r4 >>= 4;
  478. switch (r4) {
  479. case 0:
  480. tp->rom_size = CNFG_SIZE_8KB;
  481. break;
  482. case 1:
  483. tp->rom_size = CNFG_SIZE_16KB;
  484. break;
  485. case 2:
  486. tp->rom_size = CNFG_SIZE_32KB;
  487. break;
  488. default:
  489. tp->rom_size = ROM_DISABLE;
  490. }
  491. /* Get Media Type. */
  492. r5 = mca_read_stored_pos(tp->slot_num, 5);
  493. r5 &= CNFG_MEDIA_TYPE_MASK;
  494. switch(r5)
  495. {
  496. case (0):
  497. tp->media_type = MEDIA_STP_4;
  498. break;
  499. case (1):
  500. tp->media_type = MEDIA_STP_16;
  501. break;
  502. case (3):
  503. tp->media_type = MEDIA_UTP_16;
  504. break;
  505. default:
  506. tp->media_type = MEDIA_UTP_4;
  507. break;
  508. }
  509. tp->media_menu = 14;
  510. r2 = mca_read_stored_pos(tp->slot_num, 2);
  511. if(!(r2 & 0x02))
  512. tp->mode_bits |= EARLY_TOKEN_REL;
  513. /* Disable slot */
  514. outb(CNFG_POS_CONTROL_REG, 0);
  515. tp->board_id = smctr_get_boardid(dev, 1);
  516. switch(tp->board_id & 0xffff)
  517. {
  518. case WD8115TA:
  519. smctr_model = "8115T/A";
  520. break;
  521. case WD8115T:
  522. if(tp->extra_info & CHIP_REV_MASK)
  523. smctr_model = "8115T rev XE";
  524. else
  525. smctr_model = "8115T rev XD";
  526. break;
  527. default:
  528. smctr_model = "Unknown";
  529. break;
  530. }
  531. return (0);
  532. #else
  533. return (-1);
  534. #endif /* CONFIG_MCA_LEGACY */
  535. }
  536. static int smctr_chg_rx_mask(struct net_device *dev)
  537. {
  538. struct net_local *tp = netdev_priv(dev);
  539. int err = 0;
  540. if(smctr_debug > 10)
  541. printk(KERN_DEBUG "%s: smctr_chg_rx_mask\n", dev->name);
  542. smctr_enable_16bit(dev);
  543. smctr_set_page(dev, (__u8 *)tp->ram_access);
  544. if(tp->mode_bits & LOOPING_MODE_MASK)
  545. tp->config_word0 |= RX_OWN_BIT;
  546. else
  547. tp->config_word0 &= ~RX_OWN_BIT;
  548. if(tp->receive_mask & PROMISCUOUS_MODE)
  549. tp->config_word0 |= PROMISCUOUS_BIT;
  550. else
  551. tp->config_word0 &= ~PROMISCUOUS_BIT;
  552. if(tp->receive_mask & ACCEPT_ERR_PACKETS)
  553. tp->config_word0 |= SAVBAD_BIT;
  554. else
  555. tp->config_word0 &= ~SAVBAD_BIT;
  556. if(tp->receive_mask & ACCEPT_ATT_MAC_FRAMES)
  557. tp->config_word0 |= RXATMAC;
  558. else
  559. tp->config_word0 &= ~RXATMAC;
  560. if(tp->receive_mask & ACCEPT_MULTI_PROM)
  561. tp->config_word1 |= MULTICAST_ADDRESS_BIT;
  562. else
  563. tp->config_word1 &= ~MULTICAST_ADDRESS_BIT;
  564. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING_SPANNING)
  565. tp->config_word1 |= SOURCE_ROUTING_SPANNING_BITS;
  566. else
  567. {
  568. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING)
  569. tp->config_word1 |= SOURCE_ROUTING_EXPLORER_BIT;
  570. else
  571. tp->config_word1 &= ~SOURCE_ROUTING_SPANNING_BITS;
  572. }
  573. if((err = smctr_issue_write_word_cmd(dev, RW_CONFIG_REGISTER_0,
  574. &tp->config_word0)))
  575. {
  576. return (err);
  577. }
  578. if((err = smctr_issue_write_word_cmd(dev, RW_CONFIG_REGISTER_1,
  579. &tp->config_word1)))
  580. {
  581. return (err);
  582. }
  583. smctr_disable_16bit(dev);
  584. return (0);
  585. }
  586. static int smctr_clear_int(struct net_device *dev)
  587. {
  588. struct net_local *tp = netdev_priv(dev);
  589. outb((tp->trc_mask | CSR_CLRTINT), dev->base_addr + CSR);
  590. return (0);
  591. }
  592. static int smctr_clear_trc_reset(int ioaddr)
  593. {
  594. __u8 r;
  595. r = inb(ioaddr + MSR);
  596. outb(~MSR_RST & r, ioaddr + MSR);
  597. return (0);
  598. }
  599. /*
  600. * The inverse routine to smctr_open().
  601. */
  602. static int smctr_close(struct net_device *dev)
  603. {
  604. struct net_local *tp = netdev_priv(dev);
  605. struct sk_buff *skb;
  606. int err;
  607. netif_stop_queue(dev);
  608. tp->cleanup = 1;
  609. /* Check to see if adapter is already in a closed state. */
  610. if(tp->status != OPEN)
  611. return (0);
  612. smctr_enable_16bit(dev);
  613. smctr_set_page(dev, (__u8 *)tp->ram_access);
  614. if((err = smctr_issue_remove_cmd(dev)))
  615. {
  616. smctr_disable_16bit(dev);
  617. return (err);
  618. }
  619. for(;;)
  620. {
  621. skb = skb_dequeue(&tp->SendSkbQueue);
  622. if(skb == NULL)
  623. break;
  624. tp->QueueSkb++;
  625. dev_kfree_skb(skb);
  626. }
  627. return (0);
  628. }
  629. static int smctr_decode_firmware(struct net_device *dev)
  630. {
  631. struct net_local *tp = netdev_priv(dev);
  632. short bit = 0x80, shift = 12;
  633. DECODE_TREE_NODE *tree;
  634. short branch, tsize;
  635. __u16 buff = 0;
  636. long weight;
  637. __u8 *ucode;
  638. __u16 *mem;
  639. if(smctr_debug > 10)
  640. printk(KERN_DEBUG "%s: smctr_decode_firmware\n", dev->name);
  641. weight = *(long *)(tp->ptr_ucode + WEIGHT_OFFSET);
  642. tsize = *(__u8 *)(tp->ptr_ucode + TREE_SIZE_OFFSET);
  643. tree = (DECODE_TREE_NODE *)(tp->ptr_ucode + TREE_OFFSET);
  644. ucode = (__u8 *)(tp->ptr_ucode + TREE_OFFSET
  645. + (tsize * sizeof(DECODE_TREE_NODE)));
  646. mem = (__u16 *)(tp->ram_access);
  647. while(weight)
  648. {
  649. branch = ROOT;
  650. while((tree + branch)->tag != LEAF && weight)
  651. {
  652. branch = *ucode & bit ? (tree + branch)->llink
  653. : (tree + branch)->rlink;
  654. bit >>= 1;
  655. weight--;
  656. if(bit == 0)
  657. {
  658. bit = 0x80;
  659. ucode++;
  660. }
  661. }
  662. buff |= (tree + branch)->info << shift;
  663. shift -= 4;
  664. if(shift < 0)
  665. {
  666. *(mem++) = SWAP_BYTES(buff);
  667. buff = 0;
  668. shift = 12;
  669. }
  670. }
  671. /* The following assumes the Control Store Memory has
  672. * been initialized to zero. If the last partial word
  673. * is zero, it will not be written.
  674. */
  675. if(buff)
  676. *(mem++) = SWAP_BYTES(buff);
  677. return (0);
  678. }
  679. static int smctr_disable_16bit(struct net_device *dev)
  680. {
  681. return (0);
  682. }
  683. /*
  684. * On Exit, Adapter is:
  685. * 1. TRC is in a reset state and un-initialized.
  686. * 2. Adapter memory is enabled.
  687. * 3. Control Store memory is out of context (-WCSS is 1).
  688. */
  689. static int smctr_disable_adapter_ctrl_store(struct net_device *dev)
  690. {
  691. struct net_local *tp = netdev_priv(dev);
  692. int ioaddr = dev->base_addr;
  693. if(smctr_debug > 10)
  694. printk(KERN_DEBUG "%s: smctr_disable_adapter_ctrl_store\n", dev->name);
  695. tp->trc_mask |= CSR_WCSS;
  696. outb(tp->trc_mask, ioaddr + CSR);
  697. return (0);
  698. }
  699. static int smctr_disable_bic_int(struct net_device *dev)
  700. {
  701. struct net_local *tp = netdev_priv(dev);
  702. int ioaddr = dev->base_addr;
  703. tp->trc_mask = CSR_MSK_ALL | CSR_MSKCBUSY
  704. | CSR_MSKTINT | CSR_WCSS;
  705. outb(tp->trc_mask, ioaddr + CSR);
  706. return (0);
  707. }
  708. static int smctr_enable_16bit(struct net_device *dev)
  709. {
  710. struct net_local *tp = netdev_priv(dev);
  711. __u8 r;
  712. if(tp->adapter_bus == BUS_ISA16_TYPE)
  713. {
  714. r = inb(dev->base_addr + LAAR);
  715. outb((r | LAAR_MEM16ENB), dev->base_addr + LAAR);
  716. }
  717. return (0);
  718. }
  719. /*
  720. * To enable the adapter control store memory:
  721. * 1. Adapter must be in a RESET state.
  722. * 2. Adapter memory must be enabled.
  723. * 3. Control Store Memory is in context (-WCSS is 0).
  724. */
  725. static int smctr_enable_adapter_ctrl_store(struct net_device *dev)
  726. {
  727. struct net_local *tp = netdev_priv(dev);
  728. int ioaddr = dev->base_addr;
  729. if(smctr_debug > 10)
  730. printk(KERN_DEBUG "%s: smctr_enable_adapter_ctrl_store\n", dev->name);
  731. smctr_set_trc_reset(ioaddr);
  732. smctr_enable_adapter_ram(dev);
  733. tp->trc_mask &= ~CSR_WCSS;
  734. outb(tp->trc_mask, ioaddr + CSR);
  735. return (0);
  736. }
  737. static int smctr_enable_adapter_ram(struct net_device *dev)
  738. {
  739. int ioaddr = dev->base_addr;
  740. __u8 r;
  741. if(smctr_debug > 10)
  742. printk(KERN_DEBUG "%s: smctr_enable_adapter_ram\n", dev->name);
  743. r = inb(ioaddr + MSR);
  744. outb(MSR_MEMB | r, ioaddr + MSR);
  745. return (0);
  746. }
  747. static int smctr_enable_bic_int(struct net_device *dev)
  748. {
  749. struct net_local *tp = netdev_priv(dev);
  750. int ioaddr = dev->base_addr;
  751. __u8 r;
  752. switch(tp->bic_type)
  753. {
  754. case (BIC_584_CHIP):
  755. tp->trc_mask = CSR_MSKCBUSY | CSR_WCSS;
  756. outb(tp->trc_mask, ioaddr + CSR);
  757. r = inb(ioaddr + IRR);
  758. outb(r | IRR_IEN, ioaddr + IRR);
  759. break;
  760. case (BIC_594_CHIP):
  761. tp->trc_mask = CSR_MSKCBUSY | CSR_WCSS;
  762. outb(tp->trc_mask, ioaddr + CSR);
  763. r = inb(ioaddr + IMCCR);
  764. outb(r | IMCCR_EIL, ioaddr + IMCCR);
  765. break;
  766. }
  767. return (0);
  768. }
  769. static int __init smctr_chk_isa(struct net_device *dev)
  770. {
  771. struct net_local *tp = netdev_priv(dev);
  772. int ioaddr = dev->base_addr;
  773. __u8 r1, r2, b, chksum = 0;
  774. __u16 r;
  775. int i;
  776. int err = -ENODEV;
  777. if(smctr_debug > 10)
  778. printk(KERN_DEBUG "%s: smctr_chk_isa %#4x\n", dev->name, ioaddr);
  779. if((ioaddr & 0x1F) != 0)
  780. goto out;
  781. /* Grab the region so that no one else tries to probe our ioports. */
  782. if (!request_region(ioaddr, SMCTR_IO_EXTENT, smctr_name)) {
  783. err = -EBUSY;
  784. goto out;
  785. }
  786. /* Checksum SMC node address */
  787. for(i = 0; i < 8; i++)
  788. {
  789. b = inb(ioaddr + LAR0 + i);
  790. chksum += b;
  791. }
  792. if (chksum != NODE_ADDR_CKSUM)
  793. goto out2;
  794. b = inb(ioaddr + BDID);
  795. if(b != BRD_ID_8115T)
  796. {
  797. printk(KERN_ERR "%s: The adapter found is not supported\n", dev->name);
  798. goto out2;
  799. }
  800. /* Check for 8115T Board ID */
  801. r2 = 0;
  802. for(r = 0; r < 8; r++)
  803. {
  804. r1 = inb(ioaddr + 0x8 + r);
  805. r2 += r1;
  806. }
  807. /* value of RegF adds up the sum to 0xFF */
  808. if((r2 != 0xFF) && (r2 != 0xEE))
  809. goto out2;
  810. /* Get adapter ID */
  811. tp->board_id = smctr_get_boardid(dev, 0);
  812. switch(tp->board_id & 0xffff)
  813. {
  814. case WD8115TA:
  815. smctr_model = "8115T/A";
  816. break;
  817. case WD8115T:
  818. if(tp->extra_info & CHIP_REV_MASK)
  819. smctr_model = "8115T rev XE";
  820. else
  821. smctr_model = "8115T rev XD";
  822. break;
  823. default:
  824. smctr_model = "Unknown";
  825. break;
  826. }
  827. /* Store BIC type. */
  828. tp->bic_type = BIC_584_CHIP;
  829. tp->nic_type = NIC_825_CHIP;
  830. /* Copy Ram Size */
  831. tp->ram_usable = CNFG_SIZE_16KB;
  832. tp->ram_size = CNFG_SIZE_64KB;
  833. /* Get 58x Ram Base */
  834. r1 = inb(ioaddr);
  835. r1 &= 0x3F;
  836. r2 = inb(ioaddr + CNFG_LAAR_584);
  837. r2 &= CNFG_LAAR_MASK;
  838. r2 <<= 3;
  839. r2 |= ((r1 & 0x38) >> 3);
  840. tp->ram_base = ((__u32)r2 << 16) + (((__u32)(r1 & 0x7)) << 13);
  841. /* Get 584 Irq */
  842. r1 = 0;
  843. r1 = inb(ioaddr + CNFG_ICR_583);
  844. r1 &= CNFG_ICR_IR2_584;
  845. r2 = inb(ioaddr + CNFG_IRR_583);
  846. r2 &= CNFG_IRR_IRQS; /* 0x60 */
  847. r2 >>= 5;
  848. switch(r2)
  849. {
  850. case 0:
  851. if(r1 == 0)
  852. dev->irq = 2;
  853. else
  854. dev->irq = 10;
  855. break;
  856. case 1:
  857. if(r1 == 0)
  858. dev->irq = 3;
  859. else
  860. dev->irq = 11;
  861. break;
  862. case 2:
  863. if(r1 == 0)
  864. {
  865. if(tp->extra_info & ALTERNATE_IRQ_BIT)
  866. dev->irq = 5;
  867. else
  868. dev->irq = 4;
  869. }
  870. else
  871. dev->irq = 15;
  872. break;
  873. case 3:
  874. if(r1 == 0)
  875. dev->irq = 7;
  876. else
  877. dev->irq = 4;
  878. break;
  879. default:
  880. printk(KERN_ERR "%s: No IRQ found aborting\n", dev->name);
  881. goto out2;
  882. }
  883. if (request_irq(dev->irq, smctr_interrupt, IRQF_SHARED, smctr_name, dev))
  884. goto out2;
  885. /* Get 58x Rom Base */
  886. r1 = inb(ioaddr + CNFG_BIO_583);
  887. r1 &= 0x3E;
  888. r1 |= 0x40;
  889. tp->rom_base = (__u32)r1 << 13;
  890. /* Get 58x Rom Size */
  891. r1 = inb(ioaddr + CNFG_BIO_583);
  892. r1 &= 0xC0;
  893. if(r1 == 0)
  894. tp->rom_size = ROM_DISABLE;
  895. else
  896. {
  897. r1 >>= 6;
  898. tp->rom_size = (__u16)CNFG_SIZE_8KB << r1;
  899. }
  900. /* Get 58x Boot Status */
  901. r1 = inb(ioaddr + CNFG_GP2);
  902. tp->mode_bits &= (~BOOT_STATUS_MASK);
  903. if(r1 & CNFG_GP2_BOOT_NIBBLE)
  904. tp->mode_bits |= BOOT_TYPE_1;
  905. /* Get 58x Zero Wait State */
  906. tp->mode_bits &= (~ZERO_WAIT_STATE_MASK);
  907. r1 = inb(ioaddr + CNFG_IRR_583);
  908. if(r1 & CNFG_IRR_ZWS)
  909. tp->mode_bits |= ZERO_WAIT_STATE_8_BIT;
  910. if(tp->board_id & BOARD_16BIT)
  911. {
  912. r1 = inb(ioaddr + CNFG_LAAR_584);
  913. if(r1 & CNFG_LAAR_ZWS)
  914. tp->mode_bits |= ZERO_WAIT_STATE_16_BIT;
  915. }
  916. /* Get 584 Media Menu */
  917. tp->media_menu = 14;
  918. r1 = inb(ioaddr + CNFG_IRR_583);
  919. tp->mode_bits &= 0xf8ff; /* (~CNFG_INTERFACE_TYPE_MASK) */
  920. if((tp->board_id & TOKEN_MEDIA) == TOKEN_MEDIA)
  921. {
  922. /* Get Advanced Features */
  923. if(((r1 & 0x6) >> 1) == 0x3)
  924. tp->media_type |= MEDIA_UTP_16;
  925. else
  926. {
  927. if(((r1 & 0x6) >> 1) == 0x2)
  928. tp->media_type |= MEDIA_STP_16;
  929. else
  930. {
  931. if(((r1 & 0x6) >> 1) == 0x1)
  932. tp->media_type |= MEDIA_UTP_4;
  933. else
  934. tp->media_type |= MEDIA_STP_4;
  935. }
  936. }
  937. r1 = inb(ioaddr + CNFG_GP2);
  938. if(!(r1 & 0x2) ) /* GP2_ETRD */
  939. tp->mode_bits |= EARLY_TOKEN_REL;
  940. /* see if the chip is corrupted
  941. if(smctr_read_584_chksum(ioaddr))
  942. {
  943. printk(KERN_ERR "%s: EEPROM Checksum Failure\n", dev->name);
  944. free_irq(dev->irq, dev);
  945. goto out2;
  946. }
  947. */
  948. }
  949. return (0);
  950. out2:
  951. release_region(ioaddr, SMCTR_IO_EXTENT);
  952. out:
  953. return err;
  954. }
  955. static int __init smctr_get_boardid(struct net_device *dev, int mca)
  956. {
  957. struct net_local *tp = netdev_priv(dev);
  958. int ioaddr = dev->base_addr;
  959. __u8 r, r1, IdByte;
  960. __u16 BoardIdMask;
  961. tp->board_id = BoardIdMask = 0;
  962. if(mca)
  963. {
  964. BoardIdMask |= (MICROCHANNEL+INTERFACE_CHIP+TOKEN_MEDIA+PAGED_RAM+BOARD_16BIT);
  965. tp->extra_info |= (INTERFACE_594_CHIP+RAM_SIZE_64K+NIC_825_BIT+ALTERNATE_IRQ_BIT+SLOT_16BIT);
  966. }
  967. else
  968. {
  969. BoardIdMask|=(INTERFACE_CHIP+TOKEN_MEDIA+PAGED_RAM+BOARD_16BIT);
  970. tp->extra_info |= (INTERFACE_584_CHIP + RAM_SIZE_64K
  971. + NIC_825_BIT + ALTERNATE_IRQ_BIT);
  972. }
  973. if(!mca)
  974. {
  975. r = inb(ioaddr + BID_REG_1);
  976. r &= 0x0c;
  977. outb(r, ioaddr + BID_REG_1);
  978. r = inb(ioaddr + BID_REG_1);
  979. if(r & BID_SIXTEEN_BIT_BIT)
  980. {
  981. tp->extra_info |= SLOT_16BIT;
  982. tp->adapter_bus = BUS_ISA16_TYPE;
  983. }
  984. else
  985. tp->adapter_bus = BUS_ISA8_TYPE;
  986. }
  987. else
  988. tp->adapter_bus = BUS_MCA_TYPE;
  989. /* Get Board Id Byte */
  990. IdByte = inb(ioaddr + BID_BOARD_ID_BYTE);
  991. /* if Major version > 1.0 then
  992. * return;
  993. */
  994. if(IdByte & 0xF8)
  995. return (-1);
  996. r1 = inb(ioaddr + BID_REG_1);
  997. r1 &= BID_ICR_MASK;
  998. r1 |= BID_OTHER_BIT;
  999. outb(r1, ioaddr + BID_REG_1);
  1000. r1 = inb(ioaddr + BID_REG_3);
  1001. r1 &= BID_EAR_MASK;
  1002. r1 |= BID_ENGR_PAGE;
  1003. outb(r1, ioaddr + BID_REG_3);
  1004. r1 = inb(ioaddr + BID_REG_1);
  1005. r1 &= BID_ICR_MASK;
  1006. r1 |= (BID_RLA | BID_OTHER_BIT);
  1007. outb(r1, ioaddr + BID_REG_1);
  1008. r1 = inb(ioaddr + BID_REG_1);
  1009. while(r1 & BID_RECALL_DONE_MASK)
  1010. r1 = inb(ioaddr + BID_REG_1);
  1011. r = inb(ioaddr + BID_LAR_0 + BID_REG_6);
  1012. /* clear chip rev bits */
  1013. tp->extra_info &= ~CHIP_REV_MASK;
  1014. tp->extra_info |= ((r & BID_EEPROM_CHIP_REV_MASK) << 6);
  1015. r1 = inb(ioaddr + BID_REG_1);
  1016. r1 &= BID_ICR_MASK;
  1017. r1 |= BID_OTHER_BIT;
  1018. outb(r1, ioaddr + BID_REG_1);
  1019. r1 = inb(ioaddr + BID_REG_3);
  1020. r1 &= BID_EAR_MASK;
  1021. r1 |= BID_EA6;
  1022. outb(r1, ioaddr + BID_REG_3);
  1023. r1 = inb(ioaddr + BID_REG_1);
  1024. r1 &= BID_ICR_MASK;
  1025. r1 |= BID_RLA;
  1026. outb(r1, ioaddr + BID_REG_1);
  1027. r1 = inb(ioaddr + BID_REG_1);
  1028. while(r1 & BID_RECALL_DONE_MASK)
  1029. r1 = inb(ioaddr + BID_REG_1);
  1030. return (BoardIdMask);
  1031. }
  1032. static int smctr_get_group_address(struct net_device *dev)
  1033. {
  1034. smctr_issue_read_word_cmd(dev, RW_INDIVIDUAL_GROUP_ADDR);
  1035. return(smctr_wait_cmd(dev));
  1036. }
  1037. static int smctr_get_functional_address(struct net_device *dev)
  1038. {
  1039. smctr_issue_read_word_cmd(dev, RW_FUNCTIONAL_ADDR);
  1040. return(smctr_wait_cmd(dev));
  1041. }
  1042. /* Calculate number of Non-MAC receive BDB's and data buffers.
  1043. * This function must simulate allocateing shared memory exactly
  1044. * as the allocate_shared_memory function above.
  1045. */
  1046. static unsigned int smctr_get_num_rx_bdbs(struct net_device *dev)
  1047. {
  1048. struct net_local *tp = netdev_priv(dev);
  1049. unsigned int mem_used = 0;
  1050. /* Allocate System Control Blocks. */
  1051. mem_used += sizeof(SCGBlock);
  1052. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1053. mem_used += sizeof(SCLBlock);
  1054. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1055. mem_used += sizeof(ACBlock) * tp->num_acbs;
  1056. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1057. mem_used += sizeof(ISBlock);
  1058. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1059. mem_used += MISC_DATA_SIZE;
  1060. /* Allocate transmit FCB's. */
  1061. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1062. mem_used += sizeof(FCBlock) * tp->num_tx_fcbs[MAC_QUEUE];
  1063. mem_used += sizeof(FCBlock) * tp->num_tx_fcbs[NON_MAC_QUEUE];
  1064. mem_used += sizeof(FCBlock) * tp->num_tx_fcbs[BUG_QUEUE];
  1065. /* Allocate transmit BDBs. */
  1066. mem_used += sizeof(BDBlock) * tp->num_tx_bdbs[MAC_QUEUE];
  1067. mem_used += sizeof(BDBlock) * tp->num_tx_bdbs[NON_MAC_QUEUE];
  1068. mem_used += sizeof(BDBlock) * tp->num_tx_bdbs[BUG_QUEUE];
  1069. /* Allocate receive FCBs. */
  1070. mem_used += sizeof(FCBlock) * tp->num_rx_fcbs[MAC_QUEUE];
  1071. mem_used += sizeof(FCBlock) * tp->num_rx_fcbs[NON_MAC_QUEUE];
  1072. /* Allocate receive BDBs. */
  1073. mem_used += sizeof(BDBlock) * tp->num_rx_bdbs[MAC_QUEUE];
  1074. /* Allocate MAC transmit buffers.
  1075. * MAC transmit buffers don't have to be on an ODD Boundry.
  1076. */
  1077. mem_used += tp->tx_buff_size[MAC_QUEUE];
  1078. /* Allocate BUG transmit buffers. */
  1079. mem_used += tp->tx_buff_size[BUG_QUEUE];
  1080. /* Allocate MAC receive data buffers.
  1081. * MAC receive buffers don't have to be on a 256 byte boundary.
  1082. */
  1083. mem_used += RX_DATA_BUFFER_SIZE * tp->num_rx_bdbs[MAC_QUEUE];
  1084. /* Allocate Non-MAC transmit buffers.
  1085. * For maximum Netware performance, put Tx Buffers on
  1086. * ODD Boundry,and then restore malloc to Even Boundrys.
  1087. */
  1088. mem_used += 1L;
  1089. mem_used += tp->tx_buff_size[NON_MAC_QUEUE];
  1090. mem_used += 1L;
  1091. /* CALCULATE NUMBER OF NON-MAC RX BDB'S
  1092. * AND NON-MAC RX DATA BUFFERS
  1093. *
  1094. * Make sure the mem_used offset at this point is the
  1095. * same as in allocate_shared memory or the following
  1096. * boundary adjustment will be incorrect (i.e. not allocating
  1097. * the non-mac receive buffers above cannot change the 256
  1098. * byte offset).
  1099. *
  1100. * Since this cannot be guaranteed, adding the full 256 bytes
  1101. * to the amount of shared memory used at this point will guaranteed
  1102. * that the rx data buffers do not overflow shared memory.
  1103. */
  1104. mem_used += 0x100;
  1105. return((0xffff - mem_used) / (RX_DATA_BUFFER_SIZE + sizeof(BDBlock)));
  1106. }
  1107. static int smctr_get_physical_drop_number(struct net_device *dev)
  1108. {
  1109. smctr_issue_read_word_cmd(dev, RW_PHYSICAL_DROP_NUMBER);
  1110. return(smctr_wait_cmd(dev));
  1111. }
  1112. static __u8 * smctr_get_rx_pointer(struct net_device *dev, short queue)
  1113. {
  1114. struct net_local *tp = netdev_priv(dev);
  1115. BDBlock *bdb;
  1116. bdb = (BDBlock *)((__u32)tp->ram_access
  1117. + (__u32)(tp->rx_fcb_curr[queue]->trc_bdb_ptr));
  1118. tp->rx_fcb_curr[queue]->bdb_ptr = bdb;
  1119. return ((__u8 *)bdb->data_block_ptr);
  1120. }
  1121. static int smctr_get_station_id(struct net_device *dev)
  1122. {
  1123. smctr_issue_read_word_cmd(dev, RW_INDIVIDUAL_MAC_ADDRESS);
  1124. return(smctr_wait_cmd(dev));
  1125. }
  1126. /*
  1127. * Get the current statistics. This may be called with the card open
  1128. * or closed.
  1129. */
  1130. static struct net_device_stats *smctr_get_stats(struct net_device *dev)
  1131. {
  1132. struct net_local *tp = netdev_priv(dev);
  1133. return ((struct net_device_stats *)&tp->MacStat);
  1134. }
  1135. static FCBlock *smctr_get_tx_fcb(struct net_device *dev, __u16 queue,
  1136. __u16 bytes_count)
  1137. {
  1138. struct net_local *tp = netdev_priv(dev);
  1139. FCBlock *pFCB;
  1140. BDBlock *pbdb;
  1141. unsigned short alloc_size;
  1142. unsigned short *temp;
  1143. if(smctr_debug > 20)
  1144. printk(KERN_DEBUG "smctr_get_tx_fcb\n");
  1145. /* check if there is enough FCB blocks */
  1146. if(tp->num_tx_fcbs_used[queue] >= tp->num_tx_fcbs[queue])
  1147. return ((FCBlock *)(-1L));
  1148. /* round off the input pkt size to the nearest even number */
  1149. alloc_size = (bytes_count + 1) & 0xfffe;
  1150. /* check if enough mem */
  1151. if((tp->tx_buff_used[queue] + alloc_size) > tp->tx_buff_size[queue])
  1152. return ((FCBlock *)(-1L));
  1153. /* check if past the end ;
  1154. * if exactly enough mem to end of ring, alloc from front.
  1155. * this avoids update of curr when curr = end
  1156. */
  1157. if(((unsigned long)(tp->tx_buff_curr[queue]) + alloc_size)
  1158. >= (unsigned long)(tp->tx_buff_end[queue]))
  1159. {
  1160. /* check if enough memory from ring head */
  1161. alloc_size = alloc_size +
  1162. (__u16)((__u32)tp->tx_buff_end[queue]
  1163. - (__u32)tp->tx_buff_curr[queue]);
  1164. if((tp->tx_buff_used[queue] + alloc_size)
  1165. > tp->tx_buff_size[queue])
  1166. {
  1167. return ((FCBlock *)(-1L));
  1168. }
  1169. /* ring wrap */
  1170. tp->tx_buff_curr[queue] = tp->tx_buff_head[queue];
  1171. }
  1172. tp->tx_buff_used[queue] += alloc_size;
  1173. tp->num_tx_fcbs_used[queue]++;
  1174. tp->tx_fcb_curr[queue]->frame_length = bytes_count;
  1175. tp->tx_fcb_curr[queue]->memory_alloc = alloc_size;
  1176. temp = tp->tx_buff_curr[queue];
  1177. tp->tx_buff_curr[queue]
  1178. = (__u16 *)((__u32)temp + (__u32)((bytes_count + 1) & 0xfffe));
  1179. pbdb = tp->tx_fcb_curr[queue]->bdb_ptr;
  1180. pbdb->buffer_length = bytes_count;
  1181. pbdb->data_block_ptr = temp;
  1182. pbdb->trc_data_block_ptr = TRC_POINTER(temp);
  1183. pFCB = tp->tx_fcb_curr[queue];
  1184. tp->tx_fcb_curr[queue] = tp->tx_fcb_curr[queue]->next_ptr;
  1185. return (pFCB);
  1186. }
  1187. static int smctr_get_upstream_neighbor_addr(struct net_device *dev)
  1188. {
  1189. smctr_issue_read_word_cmd(dev, RW_UPSTREAM_NEIGHBOR_ADDRESS);
  1190. return(smctr_wait_cmd(dev));
  1191. }
  1192. static int smctr_hardware_send_packet(struct net_device *dev,
  1193. struct net_local *tp)
  1194. {
  1195. struct tr_statistics *tstat = &tp->MacStat;
  1196. struct sk_buff *skb;
  1197. FCBlock *fcb;
  1198. if(smctr_debug > 10)
  1199. printk(KERN_DEBUG"%s: smctr_hardware_send_packet\n", dev->name);
  1200. if(tp->status != OPEN)
  1201. return (-1);
  1202. if(tp->monitor_state_ready != 1)
  1203. return (-1);
  1204. for(;;)
  1205. {
  1206. /* Send first buffer from queue */
  1207. skb = skb_dequeue(&tp->SendSkbQueue);
  1208. if(skb == NULL)
  1209. return (-1);
  1210. tp->QueueSkb++;
  1211. if(skb->len < SMC_HEADER_SIZE || skb->len > tp->max_packet_size) return (-1);
  1212. smctr_enable_16bit(dev);
  1213. smctr_set_page(dev, (__u8 *)tp->ram_access);
  1214. if((fcb = smctr_get_tx_fcb(dev, NON_MAC_QUEUE, skb->len))
  1215. == (FCBlock *)(-1L))
  1216. {
  1217. smctr_disable_16bit(dev);
  1218. return (-1);
  1219. }
  1220. smctr_tx_move_frame(dev, skb,
  1221. (__u8 *)fcb->bdb_ptr->data_block_ptr, skb->len);
  1222. smctr_set_page(dev, (__u8 *)fcb);
  1223. smctr_trc_send_packet(dev, fcb, NON_MAC_QUEUE);
  1224. dev_kfree_skb(skb);
  1225. tstat->tx_packets++;
  1226. smctr_disable_16bit(dev);
  1227. }
  1228. return (0);
  1229. }
  1230. static int smctr_init_acbs(struct net_device *dev)
  1231. {
  1232. struct net_local *tp = netdev_priv(dev);
  1233. unsigned int i;
  1234. ACBlock *acb;
  1235. if(smctr_debug > 10)
  1236. printk(KERN_DEBUG "%s: smctr_init_acbs\n", dev->name);
  1237. acb = tp->acb_head;
  1238. acb->cmd_done_status = (ACB_COMMAND_DONE | ACB_COMMAND_SUCCESSFUL);
  1239. acb->cmd_info = ACB_CHAIN_END;
  1240. acb->cmd = 0;
  1241. acb->subcmd = 0;
  1242. acb->data_offset_lo = 0;
  1243. acb->data_offset_hi = 0;
  1244. acb->next_ptr
  1245. = (ACBlock *)(((char *)acb) + sizeof(ACBlock));
  1246. acb->trc_next_ptr = TRC_POINTER(acb->next_ptr);
  1247. for(i = 1; i < tp->num_acbs; i++)
  1248. {
  1249. acb = acb->next_ptr;
  1250. acb->cmd_done_status
  1251. = (ACB_COMMAND_DONE | ACB_COMMAND_SUCCESSFUL);
  1252. acb->cmd_info = ACB_CHAIN_END;
  1253. acb->cmd = 0;
  1254. acb->subcmd = 0;
  1255. acb->data_offset_lo = 0;
  1256. acb->data_offset_hi = 0;
  1257. acb->next_ptr
  1258. = (ACBlock *)(((char *)acb) + sizeof(ACBlock));
  1259. acb->trc_next_ptr = TRC_POINTER(acb->next_ptr);
  1260. }
  1261. acb->next_ptr = tp->acb_head;
  1262. acb->trc_next_ptr = TRC_POINTER(tp->acb_head);
  1263. tp->acb_next = tp->acb_head->next_ptr;
  1264. tp->acb_curr = tp->acb_head->next_ptr;
  1265. tp->num_acbs_used = 0;
  1266. return (0);
  1267. }
  1268. static int smctr_init_adapter(struct net_device *dev)
  1269. {
  1270. struct net_local *tp = netdev_priv(dev);
  1271. int err;
  1272. if(smctr_debug > 10)
  1273. printk(KERN_DEBUG "%s: smctr_init_adapter\n", dev->name);
  1274. tp->status = CLOSED;
  1275. tp->page_offset_mask = (tp->ram_usable * 1024) - 1;
  1276. skb_queue_head_init(&tp->SendSkbQueue);
  1277. tp->QueueSkb = MAX_TX_QUEUE;
  1278. if(!(tp->group_address_0 & 0x0080))
  1279. tp->group_address_0 |= 0x00C0;
  1280. if(!(tp->functional_address_0 & 0x00C0))
  1281. tp->functional_address_0 |= 0x00C0;
  1282. tp->functional_address[0] &= 0xFF7F;
  1283. if(tp->authorized_function_classes == 0)
  1284. tp->authorized_function_classes = 0x7FFF;
  1285. if(tp->authorized_access_priority == 0)
  1286. tp->authorized_access_priority = 0x06;
  1287. smctr_disable_bic_int(dev);
  1288. smctr_set_trc_reset(dev->base_addr);
  1289. smctr_enable_16bit(dev);
  1290. smctr_set_page(dev, (__u8 *)tp->ram_access);
  1291. if(smctr_checksum_firmware(dev))
  1292. {
  1293. printk(KERN_ERR "%s: Previously loaded firmware is missing\n",dev->name); return (-ENOENT);
  1294. }
  1295. if((err = smctr_ram_memory_test(dev)))
  1296. {
  1297. printk(KERN_ERR "%s: RAM memory test failed.\n", dev->name);
  1298. return (-EIO);
  1299. }
  1300. smctr_set_rx_look_ahead(dev);
  1301. smctr_load_node_addr(dev);
  1302. /* Initialize adapter for Internal Self Test. */
  1303. smctr_reset_adapter(dev);
  1304. if((err = smctr_init_card_real(dev)))
  1305. {
  1306. printk(KERN_ERR "%s: Initialization of card failed (%d)\n",
  1307. dev->name, err);
  1308. return (-EINVAL);
  1309. }
  1310. /* This routine clobbers the TRC's internal registers. */
  1311. if((err = smctr_internal_self_test(dev)))
  1312. {
  1313. printk(KERN_ERR "%s: Card failed internal self test (%d)\n",
  1314. dev->name, err);
  1315. return (-EINVAL);
  1316. }
  1317. /* Re-Initialize adapter's internal registers */
  1318. smctr_reset_adapter(dev);
  1319. if((err = smctr_init_card_real(dev)))
  1320. {
  1321. printk(KERN_ERR "%s: Initialization of card failed (%d)\n",
  1322. dev->name, err);
  1323. return (-EINVAL);
  1324. }
  1325. smctr_enable_bic_int(dev);
  1326. if((err = smctr_issue_enable_int_cmd(dev, TRC_INTERRUPT_ENABLE_MASK)))
  1327. return (err);
  1328. smctr_disable_16bit(dev);
  1329. return (0);
  1330. }
  1331. static int smctr_init_card_real(struct net_device *dev)
  1332. {
  1333. struct net_local *tp = netdev_priv(dev);
  1334. int err = 0;
  1335. if(smctr_debug > 10)
  1336. printk(KERN_DEBUG "%s: smctr_init_card_real\n", dev->name);
  1337. tp->sh_mem_used = 0;
  1338. tp->num_acbs = NUM_OF_ACBS;
  1339. /* Range Check Max Packet Size */
  1340. if(tp->max_packet_size < 256)
  1341. tp->max_packet_size = 256;
  1342. else
  1343. {
  1344. if(tp->max_packet_size > NON_MAC_TX_BUFFER_MEMORY)
  1345. tp->max_packet_size = NON_MAC_TX_BUFFER_MEMORY;
  1346. }
  1347. tp->num_of_tx_buffs = (NON_MAC_TX_BUFFER_MEMORY
  1348. / tp->max_packet_size) - 1;
  1349. if(tp->num_of_tx_buffs > NUM_NON_MAC_TX_FCBS)
  1350. tp->num_of_tx_buffs = NUM_NON_MAC_TX_FCBS;
  1351. else
  1352. {
  1353. if(tp->num_of_tx_buffs == 0)
  1354. tp->num_of_tx_buffs = 1;
  1355. }
  1356. /* Tx queue constants */
  1357. tp->num_tx_fcbs [BUG_QUEUE] = NUM_BUG_TX_FCBS;
  1358. tp->num_tx_bdbs [BUG_QUEUE] = NUM_BUG_TX_BDBS;
  1359. tp->tx_buff_size [BUG_QUEUE] = BUG_TX_BUFFER_MEMORY;
  1360. tp->tx_buff_used [BUG_QUEUE] = 0;
  1361. tp->tx_queue_status [BUG_QUEUE] = NOT_TRANSMITING;
  1362. tp->num_tx_fcbs [MAC_QUEUE] = NUM_MAC_TX_FCBS;
  1363. tp->num_tx_bdbs [MAC_QUEUE] = NUM_MAC_TX_BDBS;
  1364. tp->tx_buff_size [MAC_QUEUE] = MAC_TX_BUFFER_MEMORY;
  1365. tp->tx_buff_used [MAC_QUEUE] = 0;
  1366. tp->tx_queue_status [MAC_QUEUE] = NOT_TRANSMITING;
  1367. tp->num_tx_fcbs [NON_MAC_QUEUE] = NUM_NON_MAC_TX_FCBS;
  1368. tp->num_tx_bdbs [NON_MAC_QUEUE] = NUM_NON_MAC_TX_BDBS;
  1369. tp->tx_buff_size [NON_MAC_QUEUE] = NON_MAC_TX_BUFFER_MEMORY;
  1370. tp->tx_buff_used [NON_MAC_QUEUE] = 0;
  1371. tp->tx_queue_status [NON_MAC_QUEUE] = NOT_TRANSMITING;
  1372. /* Receive Queue Constants */
  1373. tp->num_rx_fcbs[MAC_QUEUE] = NUM_MAC_RX_FCBS;
  1374. tp->num_rx_bdbs[MAC_QUEUE] = NUM_MAC_RX_BDBS;
  1375. if(tp->extra_info & CHIP_REV_MASK)
  1376. tp->num_rx_fcbs[NON_MAC_QUEUE] = 78; /* 825 Rev. XE */
  1377. else
  1378. tp->num_rx_fcbs[NON_MAC_QUEUE] = 7; /* 825 Rev. XD */
  1379. tp->num_rx_bdbs[NON_MAC_QUEUE] = smctr_get_num_rx_bdbs(dev);
  1380. smctr_alloc_shared_memory(dev);
  1381. smctr_init_shared_memory(dev);
  1382. if((err = smctr_issue_init_timers_cmd(dev)))
  1383. return (err);
  1384. if((err = smctr_issue_init_txrx_cmd(dev)))
  1385. {
  1386. printk(KERN_ERR "%s: Hardware failure\n", dev->name);
  1387. return (err);
  1388. }
  1389. return (0);
  1390. }
  1391. static int smctr_init_rx_bdbs(struct net_device *dev)
  1392. {
  1393. struct net_local *tp = netdev_priv(dev);
  1394. unsigned int i, j;
  1395. BDBlock *bdb;
  1396. __u16 *buf;
  1397. if(smctr_debug > 10)
  1398. printk(KERN_DEBUG "%s: smctr_init_rx_bdbs\n", dev->name);
  1399. for(i = 0; i < NUM_RX_QS_USED; i++)
  1400. {
  1401. bdb = tp->rx_bdb_head[i];
  1402. buf = tp->rx_buff_head[i];
  1403. bdb->info = (BDB_CHAIN_END | BDB_NO_WARNING);
  1404. bdb->buffer_length = RX_DATA_BUFFER_SIZE;
  1405. bdb->next_ptr = (BDBlock *)(((char *)bdb) + sizeof(BDBlock));
  1406. bdb->data_block_ptr = buf;
  1407. bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1408. if(i == NON_MAC_QUEUE)
  1409. bdb->trc_data_block_ptr = RX_BUFF_TRC_POINTER(buf);
  1410. else
  1411. bdb->trc_data_block_ptr = TRC_POINTER(buf);
  1412. for(j = 1; j < tp->num_rx_bdbs[i]; j++)
  1413. {
  1414. bdb->next_ptr->back_ptr = bdb;
  1415. bdb = bdb->next_ptr;
  1416. buf = (__u16 *)((char *)buf + RX_DATA_BUFFER_SIZE);
  1417. bdb->info = (BDB_NOT_CHAIN_END | BDB_NO_WARNING);
  1418. bdb->buffer_length = RX_DATA_BUFFER_SIZE;
  1419. bdb->next_ptr = (BDBlock *)(((char *)bdb) + sizeof(BDBlock));
  1420. bdb->data_block_ptr = buf;
  1421. bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1422. if(i == NON_MAC_QUEUE)
  1423. bdb->trc_data_block_ptr = RX_BUFF_TRC_POINTER(buf);
  1424. else
  1425. bdb->trc_data_block_ptr = TRC_POINTER(buf);
  1426. }
  1427. bdb->next_ptr = tp->rx_bdb_head[i];
  1428. bdb->trc_next_ptr = TRC_POINTER(tp->rx_bdb_head[i]);
  1429. tp->rx_bdb_head[i]->back_ptr = bdb;
  1430. tp->rx_bdb_curr[i] = tp->rx_bdb_head[i]->next_ptr;
  1431. }
  1432. return (0);
  1433. }
  1434. static int smctr_init_rx_fcbs(struct net_device *dev)
  1435. {
  1436. struct net_local *tp = netdev_priv(dev);
  1437. unsigned int i, j;
  1438. FCBlock *fcb;
  1439. for(i = 0; i < NUM_RX_QS_USED; i++)
  1440. {
  1441. fcb = tp->rx_fcb_head[i];
  1442. fcb->frame_status = 0;
  1443. fcb->frame_length = 0;
  1444. fcb->info = FCB_CHAIN_END;
  1445. fcb->next_ptr = (FCBlock *)(((char*)fcb) + sizeof(FCBlock));
  1446. if(i == NON_MAC_QUEUE)
  1447. fcb->trc_next_ptr = RX_FCB_TRC_POINTER(fcb->next_ptr);
  1448. else
  1449. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1450. for(j = 1; j < tp->num_rx_fcbs[i]; j++)
  1451. {
  1452. fcb->next_ptr->back_ptr = fcb;
  1453. fcb = fcb->next_ptr;
  1454. fcb->frame_status = 0;
  1455. fcb->frame_length = 0;
  1456. fcb->info = FCB_WARNING;
  1457. fcb->next_ptr
  1458. = (FCBlock *)(((char *)fcb) + sizeof(FCBlock));
  1459. if(i == NON_MAC_QUEUE)
  1460. fcb->trc_next_ptr
  1461. = RX_FCB_TRC_POINTER(fcb->next_ptr);
  1462. else
  1463. fcb->trc_next_ptr
  1464. = TRC_POINTER(fcb->next_ptr);
  1465. }
  1466. fcb->next_ptr = tp->rx_fcb_head[i];
  1467. if(i == NON_MAC_QUEUE)
  1468. fcb->trc_next_ptr = RX_FCB_TRC_POINTER(fcb->next_ptr);
  1469. else
  1470. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1471. tp->rx_fcb_head[i]->back_ptr = fcb;
  1472. tp->rx_fcb_curr[i] = tp->rx_fcb_head[i]->next_ptr;
  1473. }
  1474. return(0);
  1475. }
  1476. static int smctr_init_shared_memory(struct net_device *dev)
  1477. {
  1478. struct net_local *tp = netdev_priv(dev);
  1479. unsigned int i;
  1480. __u32 *iscpb;
  1481. if(smctr_debug > 10)
  1482. printk(KERN_DEBUG "%s: smctr_init_shared_memory\n", dev->name);
  1483. smctr_set_page(dev, (__u8 *)(unsigned int)tp->iscpb_ptr);
  1484. /* Initialize Initial System Configuration Point. (ISCP) */
  1485. iscpb = (__u32 *)PAGE_POINTER(&tp->iscpb_ptr->trc_scgb_ptr);
  1486. *iscpb = (__u32)(SWAP_WORDS(TRC_POINTER(tp->scgb_ptr)));
  1487. smctr_set_page(dev, (__u8 *)tp->ram_access);
  1488. /* Initialize System Configuration Pointers. (SCP) */
  1489. tp->scgb_ptr->config = (SCGB_ADDRESS_POINTER_FORMAT
  1490. | SCGB_MULTI_WORD_CONTROL | SCGB_DATA_FORMAT
  1491. | SCGB_BURST_LENGTH);
  1492. tp->scgb_ptr->trc_sclb_ptr = TRC_POINTER(tp->sclb_ptr);
  1493. tp->scgb_ptr->trc_acb_ptr = TRC_POINTER(tp->acb_head);
  1494. tp->scgb_ptr->trc_isb_ptr = TRC_POINTER(tp->isb_ptr);
  1495. tp->scgb_ptr->isbsiz = (sizeof(ISBlock)) - 2;
  1496. /* Initialize System Control Block. (SCB) */
  1497. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_CMD_NOP;
  1498. tp->sclb_ptr->iack_code = 0;
  1499. tp->sclb_ptr->resume_control = 0;
  1500. tp->sclb_ptr->int_mask_control = 0;
  1501. tp->sclb_ptr->int_mask_state = 0;
  1502. /* Initialize Interrupt Status Block. (ISB) */
  1503. for(i = 0; i < NUM_OF_INTERRUPTS; i++)
  1504. {
  1505. tp->isb_ptr->IStatus[i].IType = 0xf0;
  1506. tp->isb_ptr->IStatus[i].ISubtype = 0;
  1507. }
  1508. tp->current_isb_index = 0;
  1509. /* Initialize Action Command Block. (ACB) */
  1510. smctr_init_acbs(dev);
  1511. /* Initialize transmit FCB's and BDB's. */
  1512. smctr_link_tx_fcbs_to_bdbs(dev);
  1513. smctr_init_tx_bdbs(dev);
  1514. smctr_init_tx_fcbs(dev);
  1515. /* Initialize receive FCB's and BDB's. */
  1516. smctr_init_rx_bdbs(dev);
  1517. smctr_init_rx_fcbs(dev);
  1518. return (0);
  1519. }
  1520. static int smctr_init_tx_bdbs(struct net_device *dev)
  1521. {
  1522. struct net_local *tp = netdev_priv(dev);
  1523. unsigned int i, j;
  1524. BDBlock *bdb;
  1525. for(i = 0; i < NUM_TX_QS_USED; i++)
  1526. {
  1527. bdb = tp->tx_bdb_head[i];
  1528. bdb->info = (BDB_NOT_CHAIN_END | BDB_NO_WARNING);
  1529. bdb->next_ptr = (BDBlock *)(((char *)bdb) + sizeof(BDBlock));
  1530. bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1531. for(j = 1; j < tp->num_tx_bdbs[i]; j++)
  1532. {
  1533. bdb->next_ptr->back_ptr = bdb;
  1534. bdb = bdb->next_ptr;
  1535. bdb->info = (BDB_NOT_CHAIN_END | BDB_NO_WARNING);
  1536. bdb->next_ptr
  1537. = (BDBlock *)(((char *)bdb) + sizeof( BDBlock)); bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1538. }
  1539. bdb->next_ptr = tp->tx_bdb_head[i];
  1540. bdb->trc_next_ptr = TRC_POINTER(tp->tx_bdb_head[i]);
  1541. tp->tx_bdb_head[i]->back_ptr = bdb;
  1542. }
  1543. return (0);
  1544. }
  1545. static int smctr_init_tx_fcbs(struct net_device *dev)
  1546. {
  1547. struct net_local *tp = netdev_priv(dev);
  1548. unsigned int i, j;
  1549. FCBlock *fcb;
  1550. for(i = 0; i < NUM_TX_QS_USED; i++)
  1551. {
  1552. fcb = tp->tx_fcb_head[i];
  1553. fcb->frame_status = 0;
  1554. fcb->frame_length = 0;
  1555. fcb->info = FCB_CHAIN_END;
  1556. fcb->next_ptr = (FCBlock *)(((char *)fcb) + sizeof(FCBlock));
  1557. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1558. for(j = 1; j < tp->num_tx_fcbs[i]; j++)
  1559. {
  1560. fcb->next_ptr->back_ptr = fcb;
  1561. fcb = fcb->next_ptr;
  1562. fcb->frame_status = 0;
  1563. fcb->frame_length = 0;
  1564. fcb->info = FCB_CHAIN_END;
  1565. fcb->next_ptr
  1566. = (FCBlock *)(((char *)fcb) + sizeof(FCBlock));
  1567. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1568. }
  1569. fcb->next_ptr = tp->tx_fcb_head[i];
  1570. fcb->trc_next_ptr = TRC_POINTER(tp->tx_fcb_head[i]);
  1571. tp->tx_fcb_head[i]->back_ptr = fcb;
  1572. tp->tx_fcb_end[i] = tp->tx_fcb_head[i]->next_ptr;
  1573. tp->tx_fcb_curr[i] = tp->tx_fcb_head[i]->next_ptr;
  1574. tp->num_tx_fcbs_used[i] = 0;
  1575. }
  1576. return (0);
  1577. }
  1578. static int smctr_internal_self_test(struct net_device *dev)
  1579. {
  1580. struct net_local *tp = netdev_priv(dev);
  1581. int err;
  1582. if((err = smctr_issue_test_internal_rom_cmd(dev)))
  1583. return (err);
  1584. if((err = smctr_wait_cmd(dev)))
  1585. return (err);
  1586. if(tp->acb_head->cmd_done_status & 0xff)
  1587. return (-1);
  1588. if((err = smctr_issue_test_hic_cmd(dev)))
  1589. return (err);
  1590. if((err = smctr_wait_cmd(dev)))
  1591. return (err);
  1592. if(tp->acb_head->cmd_done_status & 0xff)
  1593. return (-1);
  1594. if((err = smctr_issue_test_mac_reg_cmd(dev)))
  1595. return (err);
  1596. if((err = smctr_wait_cmd(dev)))
  1597. return (err);
  1598. if(tp->acb_head->cmd_done_status & 0xff)
  1599. return (-1);
  1600. return (0);
  1601. }
  1602. /*
  1603. * The typical workload of the driver: Handle the network interface interrupts.
  1604. */
  1605. static irqreturn_t smctr_interrupt(int irq, void *dev_id, struct pt_regs *regs)
  1606. {
  1607. struct net_device *dev = dev_id;
  1608. struct net_local *tp;
  1609. int ioaddr;
  1610. __u16 interrupt_unmask_bits = 0, interrupt_ack_code = 0xff00;
  1611. __u16 err1, err = NOT_MY_INTERRUPT;
  1612. __u8 isb_type, isb_subtype;
  1613. __u16 isb_index;
  1614. if(dev == NULL)
  1615. {
  1616. printk(KERN_CRIT "%s: irq %d for unknown device.\n", dev->name, irq);
  1617. return IRQ_NONE;
  1618. }
  1619. ioaddr = dev->base_addr;
  1620. tp = netdev_priv(dev);
  1621. if(tp->status == NOT_INITIALIZED)
  1622. return IRQ_NONE;
  1623. spin_lock(&tp->lock);
  1624. smctr_disable_bic_int(dev);
  1625. smctr_enable_16bit(dev);
  1626. smctr_clear_int(dev);
  1627. /* First read the LSB */
  1628. while((tp->isb_ptr->IStatus[tp->current_isb_index].IType & 0xf0) == 0)
  1629. {
  1630. isb_index = tp->current_isb_index;
  1631. isb_type = tp->isb_ptr->IStatus[isb_index].IType;
  1632. isb_subtype = tp->isb_ptr->IStatus[isb_index].ISubtype;
  1633. (tp->current_isb_index)++;
  1634. if(tp->current_isb_index == NUM_OF_INTERRUPTS)
  1635. tp->current_isb_index = 0;
  1636. if(isb_type >= 0x10)
  1637. {
  1638. smctr_disable_16bit(dev);
  1639. spin_unlock(&tp->lock);
  1640. return IRQ_HANDLED;
  1641. }
  1642. err = HARDWARE_FAILED;
  1643. interrupt_ack_code = isb_index;
  1644. tp->isb_ptr->IStatus[isb_index].IType |= 0xf0;
  1645. interrupt_unmask_bits |= (1 << (__u16)isb_type);
  1646. switch(isb_type)
  1647. {
  1648. case ISB_IMC_MAC_TYPE_3:
  1649. smctr_disable_16bit(dev);
  1650. switch(isb_subtype)
  1651. {
  1652. case 0:
  1653. tp->monitor_state = MS_MONITOR_FSM_INACTIVE;
  1654. break;
  1655. case 1:
  1656. tp->monitor_state = MS_REPEAT_BEACON_STATE;
  1657. break;
  1658. case 2:
  1659. tp->monitor_state = MS_REPEAT_CLAIM_TOKEN_STATE;
  1660. break;
  1661. case 3:
  1662. tp->monitor_state = MS_TRANSMIT_CLAIM_TOKEN_STATE; break;
  1663. case 4:
  1664. tp->monitor_state = MS_STANDBY_MONITOR_STATE;
  1665. break;
  1666. case 5:
  1667. tp->monitor_state = MS_TRANSMIT_BEACON_STATE;
  1668. break;
  1669. case 6:
  1670. tp->monitor_state = MS_ACTIVE_MONITOR_STATE;
  1671. break;
  1672. case 7:
  1673. tp->monitor_state = MS_TRANSMIT_RING_PURGE_STATE;
  1674. break;
  1675. case 8: /* diagnostic state */
  1676. break;
  1677. case 9:
  1678. tp->monitor_state = MS_BEACON_TEST_STATE;
  1679. if(smctr_lobe_media_test(dev))
  1680. {
  1681. tp->ring_status_flags = RING_STATUS_CHANGED;
  1682. tp->ring_status = AUTO_REMOVAL_ERROR;
  1683. smctr_ring_status_chg(dev);
  1684. smctr_bypass_state(dev);
  1685. }
  1686. else
  1687. smctr_issue_insert_cmd(dev);
  1688. break;
  1689. /* case 0x0a-0xff, illegal states */
  1690. default:
  1691. break;
  1692. }
  1693. tp->ring_status_flags = MONITOR_STATE_CHANGED;
  1694. err = smctr_ring_status_chg(dev);
  1695. smctr_enable_16bit(dev);
  1696. break;
  1697. /* Type 0x02 - MAC Error Counters Interrupt
  1698. * One or more MAC Error Counter is half full
  1699. * MAC Error Counters
  1700. * Lost_FR_Error_Counter
  1701. * RCV_Congestion_Counter
  1702. * FR_copied_Error_Counter
  1703. * FREQ_Error_Counter
  1704. * Token_Error_Counter
  1705. * Line_Error_Counter
  1706. * Internal_Error_Count
  1707. */
  1708. case ISB_IMC_MAC_ERROR_COUNTERS:
  1709. /* Read 802.5 Error Counters */
  1710. err = smctr_issue_read_ring_status_cmd(dev);
  1711. break;
  1712. /* Type 0x04 - MAC Type 2 Interrupt
  1713. * HOST needs to enqueue MAC Frame for transmission
  1714. * SubType Bit 15 - RQ_INIT_PDU( Request Initialization) * Changed from RQ_INIT_PDU to
  1715. * TRC_Status_Changed_Indicate
  1716. */
  1717. case ISB_IMC_MAC_TYPE_2:
  1718. err = smctr_issue_read_ring_status_cmd(dev);
  1719. break;
  1720. /* Type 0x05 - TX Frame Interrupt (FI). */
  1721. case ISB_IMC_TX_FRAME:
  1722. /* BUG QUEUE for TRC stuck receive BUG */
  1723. if(isb_subtype & TX_PENDING_PRIORITY_2)
  1724. {
  1725. if((err = smctr_tx_complete(dev, BUG_QUEUE)) != SUCCESS)
  1726. break;
  1727. }
  1728. /* NON-MAC frames only */
  1729. if(isb_subtype & TX_PENDING_PRIORITY_1)
  1730. {
  1731. if((err = smctr_tx_complete(dev, NON_MAC_QUEUE)) != SUCCESS)
  1732. break;
  1733. }
  1734. /* MAC frames only */
  1735. if(isb_subtype & TX_PENDING_PRIORITY_0)
  1736. err = smctr_tx_complete(dev, MAC_QUEUE); break;
  1737. /* Type 0x06 - TX END OF QUEUE (FE) */
  1738. case ISB_IMC_END_OF_TX_QUEUE:
  1739. /* BUG queue */
  1740. if(isb_subtype & TX_PENDING_PRIORITY_2)
  1741. {
  1742. /* ok to clear Receive FIFO overrun
  1743. * imask send_BUG now completes.
  1744. */
  1745. interrupt_unmask_bits |= 0x800;
  1746. tp->tx_queue_status[BUG_QUEUE] = NOT_TRANSMITING;
  1747. if((err = smctr_tx_complete(dev, BUG_QUEUE)) != SUCCESS)
  1748. break;
  1749. if((err = smctr_restart_tx_chain(dev, BUG_QUEUE)) != SUCCESS)
  1750. break;
  1751. }
  1752. /* NON-MAC queue only */
  1753. if(isb_subtype & TX_PENDING_PRIORITY_1)
  1754. {
  1755. tp->tx_queue_status[NON_MAC_QUEUE] = NOT_TRANSMITING;
  1756. if((err = smctr_tx_complete(dev, NON_MAC_QUEUE)) != SUCCESS)
  1757. break;
  1758. if((err = smctr_restart_tx_chain(dev, NON_MAC_QUEUE)) != SUCCESS)
  1759. break;
  1760. }
  1761. /* MAC queue only */
  1762. if(isb_subtype & TX_PENDING_PRIORITY_0)
  1763. {
  1764. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  1765. if((err = smctr_tx_complete(dev, MAC_QUEUE)) != SUCCESS)
  1766. break;
  1767. err = smctr_restart_tx_chain(dev, MAC_QUEUE);
  1768. }
  1769. break;
  1770. /* Type 0x07 - NON-MAC RX Resource Interrupt
  1771. * Subtype bit 12 - (BW) BDB warning
  1772. * Subtype bit 13 - (FW) FCB warning
  1773. * Subtype bit 14 - (BE) BDB End of chain
  1774. * Subtype bit 15 - (FE) FCB End of chain
  1775. */
  1776. case ISB_IMC_NON_MAC_RX_RESOURCE:
  1777. tp->rx_fifo_overrun_count = 0;
  1778. tp->receive_queue_number = NON_MAC_QUEUE;
  1779. err1 = smctr_rx_frame(dev);
  1780. if(isb_subtype & NON_MAC_RX_RESOURCE_FE)
  1781. {
  1782. if((err = smctr_issue_resume_rx_fcb_cmd( dev, NON_MAC_QUEUE)) != SUCCESS) break;
  1783. if(tp->ptr_rx_fcb_overruns)
  1784. (*tp->ptr_rx_fcb_overruns)++;
  1785. }
  1786. if(isb_subtype & NON_MAC_RX_RESOURCE_BE)
  1787. {
  1788. if((err = smctr_issue_resume_rx_bdb_cmd( dev, NON_MAC_QUEUE)) != SUCCESS) break;
  1789. if(tp->ptr_rx_bdb_overruns)
  1790. (*tp->ptr_rx_bdb_overruns)++;
  1791. }
  1792. err = err1;
  1793. break;
  1794. /* Type 0x08 - MAC RX Resource Interrupt
  1795. * Subtype bit 12 - (BW) BDB warning
  1796. * Subtype bit 13 - (FW) FCB warning
  1797. * Subtype bit 14 - (BE) BDB End of chain
  1798. * Subtype bit 15 - (FE) FCB End of chain
  1799. */
  1800. case ISB_IMC_MAC_RX_RESOURCE:
  1801. tp->receive_queue_number = MAC_QUEUE;
  1802. err1 = smctr_rx_frame(dev);
  1803. if(isb_subtype & MAC_RX_RESOURCE_FE)
  1804. {
  1805. if((err = smctr_issue_resume_rx_fcb_cmd( dev, MAC_QUEUE)) != SUCCESS)
  1806. break;
  1807. if(tp->ptr_rx_fcb_overruns)
  1808. (*tp->ptr_rx_fcb_overruns)++;
  1809. }
  1810. if(isb_subtype & MAC_RX_RESOURCE_BE)
  1811. {
  1812. if((err = smctr_issue_resume_rx_bdb_cmd( dev, MAC_QUEUE)) != SUCCESS)
  1813. break;
  1814. if(tp->ptr_rx_bdb_overruns)
  1815. (*tp->ptr_rx_bdb_overruns)++;
  1816. }
  1817. err = err1;
  1818. break;
  1819. /* Type 0x09 - NON_MAC RX Frame Interrupt */
  1820. case ISB_IMC_NON_MAC_RX_FRAME:
  1821. tp->rx_fifo_overrun_count = 0;
  1822. tp->receive_queue_number = NON_MAC_QUEUE;
  1823. err = smctr_rx_frame(dev);
  1824. break;
  1825. /* Type 0x0A - MAC RX Frame Interrupt */
  1826. case ISB_IMC_MAC_RX_FRAME:
  1827. tp->receive_queue_number = MAC_QUEUE;
  1828. err = smctr_rx_frame(dev);
  1829. break;
  1830. /* Type 0x0B - TRC status
  1831. * TRC has encountered an error condition
  1832. * subtype bit 14 - transmit FIFO underrun
  1833. * subtype bit 15 - receive FIFO overrun
  1834. */
  1835. case ISB_IMC_TRC_FIFO_STATUS:
  1836. if(isb_subtype & TRC_FIFO_STATUS_TX_UNDERRUN)
  1837. {
  1838. if(tp->ptr_tx_fifo_underruns)
  1839. (*tp->ptr_tx_fifo_underruns)++;
  1840. }
  1841. if(isb_subtype & TRC_FIFO_STATUS_RX_OVERRUN)
  1842. {
  1843. /* update overrun stuck receive counter
  1844. * if >= 3, has to clear it by sending
  1845. * back to back frames. We pick
  1846. * DAT(duplicate address MAC frame)
  1847. */
  1848. tp->rx_fifo_overrun_count++;
  1849. if(tp->rx_fifo_overrun_count >= 3)
  1850. {
  1851. tp->rx_fifo_overrun_count = 0;
  1852. /* delay clearing fifo overrun
  1853. * imask till send_BUG tx
  1854. * complete posted
  1855. */
  1856. interrupt_unmask_bits &= (~0x800);
  1857. printk(KERN_CRIT "Jay please send bug\n");// smctr_send_bug(dev);
  1858. }
  1859. if(tp->ptr_rx_fifo_overruns)
  1860. (*tp->ptr_rx_fifo_overruns)++;
  1861. }
  1862. err = SUCCESS;
  1863. break;
  1864. /* Type 0x0C - Action Command Status Interrupt
  1865. * Subtype bit 14 - CB end of command chain (CE)
  1866. * Subtype bit 15 - CB command interrupt (CI)
  1867. */
  1868. case ISB_IMC_COMMAND_STATUS:
  1869. err = SUCCESS;
  1870. if(tp->acb_head->cmd == ACB_CMD_HIC_NOP)
  1871. {
  1872. printk(KERN_ERR "i1\n");
  1873. smctr_disable_16bit(dev);
  1874. /* XXXXXXXXXXXXXXXXX */
  1875. /* err = UM_Interrupt(dev); */
  1876. smctr_enable_16bit(dev);
  1877. }
  1878. else
  1879. {
  1880. if((tp->acb_head->cmd
  1881. == ACB_CMD_READ_TRC_STATUS)
  1882. && (tp->acb_head->subcmd
  1883. == RW_TRC_STATUS_BLOCK))
  1884. {
  1885. if(tp->ptr_bcn_type != 0)
  1886. {
  1887. *(tp->ptr_bcn_type)
  1888. = (__u32)((SBlock *)tp->misc_command_data)->BCN_Type;
  1889. }
  1890. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & ERROR_COUNTERS_CHANGED)
  1891. {
  1892. smctr_update_err_stats(dev);
  1893. }
  1894. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & TI_NDIS_RING_STATUS_CHANGED)
  1895. {
  1896. tp->ring_status
  1897. = ((SBlock*)tp->misc_command_data)->TI_NDIS_Ring_Status;
  1898. smctr_disable_16bit(dev);
  1899. err = smctr_ring_status_chg(dev);
  1900. smctr_enable_16bit(dev);
  1901. if((tp->ring_status & REMOVE_RECEIVED)
  1902. && (tp->config_word0 & NO_AUTOREMOVE))
  1903. {
  1904. smctr_issue_remove_cmd(dev);
  1905. }
  1906. if(err != SUCCESS)
  1907. {
  1908. tp->acb_pending = 0;
  1909. break;
  1910. }
  1911. }
  1912. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & UNA_CHANGED)
  1913. {
  1914. if(tp->ptr_una)
  1915. {
  1916. tp->ptr_una[0] = SWAP_BYTES(((SBlock *)tp->misc_command_data)->UNA[0]);
  1917. tp->ptr_una[1] = SWAP_BYTES(((SBlock *)tp->misc_command_data)->UNA[1]);
  1918. tp->ptr_una[2] = SWAP_BYTES(((SBlock *)tp->misc_command_data)->UNA[2]);
  1919. }
  1920. }
  1921. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & READY_TO_SEND_RQ_INIT) {
  1922. err = smctr_send_rq_init(dev);
  1923. }
  1924. }
  1925. }
  1926. tp->acb_pending = 0;
  1927. break;
  1928. /* Type 0x0D - MAC Type 1 interrupt
  1929. * Subtype -- 00 FR_BCN received at S12
  1930. * 01 FR_BCN received at S21
  1931. * 02 FR_DAT(DA=MA, A<>0) received at S21
  1932. * 03 TSM_EXP at S21
  1933. * 04 FR_REMOVE received at S42
  1934. * 05 TBR_EXP, BR_FLAG_SET at S42
  1935. * 06 TBT_EXP at S53
  1936. */
  1937. case ISB_IMC_MAC_TYPE_1:
  1938. if(isb_subtype > 8)
  1939. {
  1940. err = HARDWARE_FAILED;
  1941. break;
  1942. }
  1943. err = SUCCESS;
  1944. switch(isb_subtype)
  1945. {
  1946. case 0:
  1947. tp->join_state = JS_BYPASS_STATE;
  1948. if(tp->status != CLOSED)
  1949. {
  1950. tp->status = CLOSED;
  1951. err = smctr_status_chg(dev);
  1952. }
  1953. break;
  1954. case 1:
  1955. tp->join_state = JS_LOBE_TEST_STATE;
  1956. break;
  1957. case 2:
  1958. tp->join_state = JS_DETECT_MONITOR_PRESENT_STATE;
  1959. break;
  1960. case 3:
  1961. tp->join_state = JS_AWAIT_NEW_MONITOR_STATE;
  1962. break;
  1963. case 4:
  1964. tp->join_state = JS_DUPLICATE_ADDRESS_TEST_STATE;
  1965. break;
  1966. case 5:
  1967. tp->join_state = JS_NEIGHBOR_NOTIFICATION_STATE;
  1968. break;
  1969. case 6:
  1970. tp->join_state = JS_REQUEST_INITIALIZATION_STATE;
  1971. break;
  1972. case 7:
  1973. tp->join_state = JS_JOIN_COMPLETE_STATE;
  1974. tp->status = OPEN;
  1975. err = smctr_status_chg(dev);
  1976. break;
  1977. case 8:
  1978. tp->join_state = JS_BYPASS_WAIT_STATE;
  1979. break;
  1980. }
  1981. break ;
  1982. /* Type 0x0E - TRC Initialization Sequence Interrupt
  1983. * Subtype -- 00-FF Initializatin sequence complete
  1984. */
  1985. case ISB_IMC_TRC_INTRNL_TST_STATUS:
  1986. tp->status = INITIALIZED;
  1987. smctr_disable_16bit(dev);
  1988. err = smctr_status_chg(dev);
  1989. smctr_enable_16bit(dev);
  1990. break;
  1991. /* other interrupt types, illegal */
  1992. default:
  1993. break;
  1994. }
  1995. if(err != SUCCESS)
  1996. break;
  1997. }
  1998. /* Checking the ack code instead of the unmask bits here is because :
  1999. * while fixing the stuck receive, DAT frame are sent and mask off
  2000. * FIFO overrun interrupt temporarily (interrupt_unmask_bits = 0)
  2001. * but we still want to issue ack to ISB
  2002. */
  2003. if(!(interrupt_ack_code & 0xff00))
  2004. smctr_issue_int_ack(dev, interrupt_ack_code, interrupt_unmask_bits);
  2005. smctr_disable_16bit(dev);
  2006. smctr_enable_bic_int(dev);
  2007. spin_unlock(&tp->lock);
  2008. return IRQ_HANDLED;
  2009. }
  2010. static int smctr_issue_enable_int_cmd(struct net_device *dev,
  2011. __u16 interrupt_enable_mask)
  2012. {
  2013. struct net_local *tp = netdev_priv(dev);
  2014. int err;
  2015. if((err = smctr_wait_while_cbusy(dev)))
  2016. return (err);
  2017. tp->sclb_ptr->int_mask_control = interrupt_enable_mask;
  2018. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_CMD_CLEAR_INTERRUPT_MASK;
  2019. smctr_set_ctrl_attention(dev);
  2020. return (0);
  2021. }
  2022. static int smctr_issue_int_ack(struct net_device *dev, __u16 iack_code, __u16 ibits)
  2023. {
  2024. struct net_local *tp = netdev_priv(dev);
  2025. if(smctr_wait_while_cbusy(dev))
  2026. return (-1);
  2027. tp->sclb_ptr->int_mask_control = ibits;
  2028. tp->sclb_ptr->iack_code = iack_code << 1; /* use the offset from base */ tp->sclb_ptr->resume_control = 0;
  2029. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_IACK_CODE_VALID | SCLB_CMD_CLEAR_INTERRUPT_MASK;
  2030. smctr_set_ctrl_attention(dev);
  2031. return (0);
  2032. }
  2033. static int smctr_issue_init_timers_cmd(struct net_device *dev)
  2034. {
  2035. struct net_local *tp = netdev_priv(dev);
  2036. unsigned int i;
  2037. int err;
  2038. __u16 *pTimer_Struc = (__u16 *)tp->misc_command_data;
  2039. if((err = smctr_wait_while_cbusy(dev)))
  2040. return (err);
  2041. if((err = smctr_wait_cmd(dev)))
  2042. return (err);
  2043. tp->config_word0 = THDREN | DMA_TRIGGER | USETPT | NO_AUTOREMOVE;
  2044. tp->config_word1 = 0;
  2045. if((tp->media_type == MEDIA_STP_16)
  2046. || (tp->media_type == MEDIA_UTP_16)
  2047. || (tp->media_type == MEDIA_STP_16_UTP_16))
  2048. {
  2049. tp->config_word0 |= FREQ_16MB_BIT;
  2050. }
  2051. if(tp->mode_bits & EARLY_TOKEN_REL)
  2052. tp->config_word0 |= ETREN;
  2053. if(tp->mode_bits & LOOPING_MODE_MASK)
  2054. tp->config_word0 |= RX_OWN_BIT;
  2055. else
  2056. tp->config_word0 &= ~RX_OWN_BIT;
  2057. if(tp->receive_mask & PROMISCUOUS_MODE)
  2058. tp->config_word0 |= PROMISCUOUS_BIT;
  2059. else
  2060. tp->config_word0 &= ~PROMISCUOUS_BIT;
  2061. if(tp->receive_mask & ACCEPT_ERR_PACKETS)
  2062. tp->config_word0 |= SAVBAD_BIT;
  2063. else
  2064. tp->config_word0 &= ~SAVBAD_BIT;
  2065. if(tp->receive_mask & ACCEPT_ATT_MAC_FRAMES)
  2066. tp->config_word0 |= RXATMAC;
  2067. else
  2068. tp->config_word0 &= ~RXATMAC;
  2069. if(tp->receive_mask & ACCEPT_MULTI_PROM)
  2070. tp->config_word1 |= MULTICAST_ADDRESS_BIT;
  2071. else
  2072. tp->config_word1 &= ~MULTICAST_ADDRESS_BIT;
  2073. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING_SPANNING)
  2074. tp->config_word1 |= SOURCE_ROUTING_SPANNING_BITS;
  2075. else
  2076. {
  2077. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING)
  2078. tp->config_word1 |= SOURCE_ROUTING_EXPLORER_BIT;
  2079. else
  2080. tp->config_word1 &= ~SOURCE_ROUTING_SPANNING_BITS;
  2081. }
  2082. if((tp->media_type == MEDIA_STP_16)
  2083. || (tp->media_type == MEDIA_UTP_16)
  2084. || (tp->media_type == MEDIA_STP_16_UTP_16))
  2085. {
  2086. tp->config_word1 |= INTERFRAME_SPACING_16;
  2087. }
  2088. else
  2089. tp->config_word1 |= INTERFRAME_SPACING_4;
  2090. *pTimer_Struc++ = tp->config_word0;
  2091. *pTimer_Struc++ = tp->config_word1;
  2092. if((tp->media_type == MEDIA_STP_4)
  2093. || (tp->media_type == MEDIA_UTP_4)
  2094. || (tp->media_type == MEDIA_STP_4_UTP_4))
  2095. {
  2096. *pTimer_Struc++ = 0x00FA; /* prescale */
  2097. *pTimer_Struc++ = 0x2710; /* TPT_limit */
  2098. *pTimer_Struc++ = 0x2710; /* TQP_limit */
  2099. *pTimer_Struc++ = 0x0A28; /* TNT_limit */
  2100. *pTimer_Struc++ = 0x3E80; /* TBT_limit */
  2101. *pTimer_Struc++ = 0x3A98; /* TSM_limit */
  2102. *pTimer_Struc++ = 0x1B58; /* TAM_limit */
  2103. *pTimer_Struc++ = 0x00C8; /* TBR_limit */
  2104. *pTimer_Struc++ = 0x07D0; /* TER_limit */
  2105. *pTimer_Struc++ = 0x000A; /* TGT_limit */
  2106. *pTimer_Struc++ = 0x1162; /* THT_limit */
  2107. *pTimer_Struc++ = 0x07D0; /* TRR_limit */
  2108. *pTimer_Struc++ = 0x1388; /* TVX_limit */
  2109. *pTimer_Struc++ = 0x0000; /* reserved */
  2110. }
  2111. else
  2112. {
  2113. *pTimer_Struc++ = 0x03E8; /* prescale */
  2114. *pTimer_Struc++ = 0x9C40; /* TPT_limit */
  2115. *pTimer_Struc++ = 0x9C40; /* TQP_limit */
  2116. *pTimer_Struc++ = 0x0A28; /* TNT_limit */
  2117. *pTimer_Struc++ = 0x3E80; /* TBT_limit */
  2118. *pTimer_Struc++ = 0x3A98; /* TSM_limit */
  2119. *pTimer_Struc++ = 0x1B58; /* TAM_limit */
  2120. *pTimer_Struc++ = 0x00C8; /* TBR_limit */
  2121. *pTimer_Struc++ = 0x07D0; /* TER_limit */
  2122. *pTimer_Struc++ = 0x000A; /* TGT_limit */
  2123. *pTimer_Struc++ = 0x4588; /* THT_limit */
  2124. *pTimer_Struc++ = 0x1F40; /* TRR_limit */
  2125. *pTimer_Struc++ = 0x4E20; /* TVX_limit */
  2126. *pTimer_Struc++ = 0x0000; /* reserved */
  2127. }
  2128. /* Set node address. */
  2129. *pTimer_Struc++ = dev->dev_addr[0] << 8
  2130. | (dev->dev_addr[1] & 0xFF);
  2131. *pTimer_Struc++ = dev->dev_addr[2] << 8
  2132. | (dev->dev_addr[3] & 0xFF);
  2133. *pTimer_Struc++ = dev->dev_addr[4] << 8
  2134. | (dev->dev_addr[5] & 0xFF);
  2135. /* Set group address. */
  2136. *pTimer_Struc++ = tp->group_address_0 << 8
  2137. | tp->group_address_0 >> 8;
  2138. *pTimer_Struc++ = tp->group_address[0] << 8
  2139. | tp->group_address[0] >> 8;
  2140. *pTimer_Struc++ = tp->group_address[1] << 8
  2141. | tp->group_address[1] >> 8;
  2142. /* Set functional address. */
  2143. *pTimer_Struc++ = tp->functional_address_0 << 8
  2144. | tp->functional_address_0 >> 8;
  2145. *pTimer_Struc++ = tp->functional_address[0] << 8
  2146. | tp->functional_address[0] >> 8;
  2147. *pTimer_Struc++ = tp->functional_address[1] << 8
  2148. | tp->functional_address[1] >> 8;
  2149. /* Set Bit-Wise group address. */
  2150. *pTimer_Struc++ = tp->bitwise_group_address[0] << 8
  2151. | tp->bitwise_group_address[0] >> 8;
  2152. *pTimer_Struc++ = tp->bitwise_group_address[1] << 8
  2153. | tp->bitwise_group_address[1] >> 8;
  2154. /* Set ring number address. */
  2155. *pTimer_Struc++ = tp->source_ring_number;
  2156. *pTimer_Struc++ = tp->target_ring_number;
  2157. /* Physical drop number. */
  2158. *pTimer_Struc++ = (unsigned short)0;
  2159. *pTimer_Struc++ = (unsigned short)0;
  2160. /* Product instance ID. */
  2161. for(i = 0; i < 9; i++)
  2162. *pTimer_Struc++ = (unsigned short)0;
  2163. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_INIT_TRC_TIMERS, 0);
  2164. return (err);
  2165. }
  2166. static int smctr_issue_init_txrx_cmd(struct net_device *dev)
  2167. {
  2168. struct net_local *tp = netdev_priv(dev);
  2169. unsigned int i;
  2170. int err;
  2171. void **txrx_ptrs = (void *)tp->misc_command_data;
  2172. if((err = smctr_wait_while_cbusy(dev)))
  2173. return (err);
  2174. if((err = smctr_wait_cmd(dev)))
  2175. {
  2176. printk(KERN_ERR "%s: Hardware failure\n", dev->name);
  2177. return (err);
  2178. }
  2179. /* Initialize Transmit Queue Pointers that are used, to point to
  2180. * a single FCB.
  2181. */
  2182. for(i = 0; i < NUM_TX_QS_USED; i++)
  2183. *txrx_ptrs++ = (void *)TRC_POINTER(tp->tx_fcb_head[i]);
  2184. /* Initialize Transmit Queue Pointers that are NOT used to ZERO. */
  2185. for(; i < MAX_TX_QS; i++)
  2186. *txrx_ptrs++ = (void *)0;
  2187. /* Initialize Receive Queue Pointers (MAC and Non-MAC) that are
  2188. * used, to point to a single FCB and a BDB chain of buffers.
  2189. */
  2190. for(i = 0; i < NUM_RX_QS_USED; i++)
  2191. {
  2192. *txrx_ptrs++ = (void *)TRC_POINTER(tp->rx_fcb_head[i]);
  2193. *txrx_ptrs++ = (void *)TRC_POINTER(tp->rx_bdb_head[i]);
  2194. }
  2195. /* Initialize Receive Queue Pointers that are NOT used to ZERO. */
  2196. for(; i < MAX_RX_QS; i++)
  2197. {
  2198. *txrx_ptrs++ = (void *)0;
  2199. *txrx_ptrs++ = (void *)0;
  2200. }
  2201. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_INIT_TX_RX, 0);
  2202. return (err);
  2203. }
  2204. static int smctr_issue_insert_cmd(struct net_device *dev)
  2205. {
  2206. int err;
  2207. err = smctr_setup_single_cmd(dev, ACB_CMD_INSERT, ACB_SUB_CMD_NOP);
  2208. return (err);
  2209. }
  2210. static int smctr_issue_read_ring_status_cmd(struct net_device *dev)
  2211. {
  2212. int err;
  2213. if((err = smctr_wait_while_cbusy(dev)))
  2214. return (err);
  2215. if((err = smctr_wait_cmd(dev)))
  2216. return (err);
  2217. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_READ_TRC_STATUS,
  2218. RW_TRC_STATUS_BLOCK);
  2219. return (err);
  2220. }
  2221. static int smctr_issue_read_word_cmd(struct net_device *dev, __u16 aword_cnt)
  2222. {
  2223. int err;
  2224. if((err = smctr_wait_while_cbusy(dev)))
  2225. return (err);
  2226. if((err = smctr_wait_cmd(dev)))
  2227. return (err);
  2228. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_MCT_READ_VALUE,
  2229. aword_cnt);
  2230. return (err);
  2231. }
  2232. static int smctr_issue_remove_cmd(struct net_device *dev)
  2233. {
  2234. struct net_local *tp = netdev_priv(dev);
  2235. int err;
  2236. if((err = smctr_wait_while_cbusy(dev)))
  2237. return (err);
  2238. tp->sclb_ptr->resume_control = 0;
  2239. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_CMD_REMOVE;
  2240. smctr_set_ctrl_attention(dev);
  2241. return (0);
  2242. }
  2243. static int smctr_issue_resume_acb_cmd(struct net_device *dev)
  2244. {
  2245. struct net_local *tp = netdev_priv(dev);
  2246. int err;
  2247. if((err = smctr_wait_while_cbusy(dev)))
  2248. return (err);
  2249. tp->sclb_ptr->resume_control = SCLB_RC_ACB;
  2250. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_RESUME_CONTROL_VALID;
  2251. tp->acb_pending = 1;
  2252. smctr_set_ctrl_attention(dev);
  2253. return (0);
  2254. }
  2255. static int smctr_issue_resume_rx_bdb_cmd(struct net_device *dev, __u16 queue)
  2256. {
  2257. struct net_local *tp = netdev_priv(dev);
  2258. int err;
  2259. if((err = smctr_wait_while_cbusy(dev)))
  2260. return (err);
  2261. if(queue == MAC_QUEUE)
  2262. tp->sclb_ptr->resume_control = SCLB_RC_RX_MAC_BDB;
  2263. else
  2264. tp->sclb_ptr->resume_control = SCLB_RC_RX_NON_MAC_BDB;
  2265. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_RESUME_CONTROL_VALID;
  2266. smctr_set_ctrl_attention(dev);
  2267. return (0);
  2268. }
  2269. static int smctr_issue_resume_rx_fcb_cmd(struct net_device *dev, __u16 queue)
  2270. {
  2271. struct net_local *tp = netdev_priv(dev);
  2272. if(smctr_debug > 10)
  2273. printk(KERN_DEBUG "%s: smctr_issue_resume_rx_fcb_cmd\n", dev->name);
  2274. if(smctr_wait_while_cbusy(dev))
  2275. return (-1);
  2276. if(queue == MAC_QUEUE)
  2277. tp->sclb_ptr->resume_control = SCLB_RC_RX_MAC_FCB;
  2278. else
  2279. tp->sclb_ptr->resume_control = SCLB_RC_RX_NON_MAC_FCB;
  2280. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_RESUME_CONTROL_VALID;
  2281. smctr_set_ctrl_attention(dev);
  2282. return (0);
  2283. }
  2284. static int smctr_issue_resume_tx_fcb_cmd(struct net_device *dev, __u16 queue)
  2285. {
  2286. struct net_local *tp = netdev_priv(dev);
  2287. if(smctr_debug > 10)
  2288. printk(KERN_DEBUG "%s: smctr_issue_resume_tx_fcb_cmd\n", dev->name);
  2289. if(smctr_wait_while_cbusy(dev))
  2290. return (-1);
  2291. tp->sclb_ptr->resume_control = (SCLB_RC_TFCB0 << queue);
  2292. tp->sclb_ptr->valid_command = SCLB_RESUME_CONTROL_VALID | SCLB_VALID;
  2293. smctr_set_ctrl_attention(dev);
  2294. return (0);
  2295. }
  2296. static int smctr_issue_test_internal_rom_cmd(struct net_device *dev)
  2297. {
  2298. int err;
  2299. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2300. TRC_INTERNAL_ROM_TEST);
  2301. return (err);
  2302. }
  2303. static int smctr_issue_test_hic_cmd(struct net_device *dev)
  2304. {
  2305. int err;
  2306. err = smctr_setup_single_cmd(dev, ACB_CMD_HIC_TEST,
  2307. TRC_HOST_INTERFACE_REG_TEST);
  2308. return (err);
  2309. }
  2310. static int smctr_issue_test_mac_reg_cmd(struct net_device *dev)
  2311. {
  2312. int err;
  2313. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2314. TRC_MAC_REGISTERS_TEST);
  2315. return (err);
  2316. }
  2317. static int smctr_issue_trc_loopback_cmd(struct net_device *dev)
  2318. {
  2319. int err;
  2320. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2321. TRC_INTERNAL_LOOPBACK);
  2322. return (err);
  2323. }
  2324. static int smctr_issue_tri_loopback_cmd(struct net_device *dev)
  2325. {
  2326. int err;
  2327. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2328. TRC_TRI_LOOPBACK);
  2329. return (err);
  2330. }
  2331. static int smctr_issue_write_byte_cmd(struct net_device *dev,
  2332. short aword_cnt, void *byte)
  2333. {
  2334. struct net_local *tp = netdev_priv(dev);
  2335. unsigned int iword, ibyte;
  2336. int err;
  2337. if((err = smctr_wait_while_cbusy(dev)))
  2338. return (err);
  2339. if((err = smctr_wait_cmd(dev)))
  2340. return (err);
  2341. for(iword = 0, ibyte = 0; iword < (unsigned int)(aword_cnt & 0xff);
  2342. iword++, ibyte += 2)
  2343. {
  2344. tp->misc_command_data[iword] = (*((__u8 *)byte + ibyte) << 8)
  2345. | (*((__u8 *)byte + ibyte + 1));
  2346. }
  2347. return (smctr_setup_single_cmd_w_data(dev, ACB_CMD_MCT_WRITE_VALUE,
  2348. aword_cnt));
  2349. }
  2350. static int smctr_issue_write_word_cmd(struct net_device *dev,
  2351. short aword_cnt, void *word)
  2352. {
  2353. struct net_local *tp = netdev_priv(dev);
  2354. unsigned int i, err;
  2355. if((err = smctr_wait_while_cbusy(dev)))
  2356. return (err);
  2357. if((err = smctr_wait_cmd(dev)))
  2358. return (err);
  2359. for(i = 0; i < (unsigned int)(aword_cnt & 0xff); i++)
  2360. tp->misc_command_data[i] = *((__u16 *)word + i);
  2361. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_MCT_WRITE_VALUE,
  2362. aword_cnt);
  2363. return (err);
  2364. }
  2365. static int smctr_join_complete_state(struct net_device *dev)
  2366. {
  2367. int err;
  2368. err = smctr_setup_single_cmd(dev, ACB_CMD_CHANGE_JOIN_STATE,
  2369. JS_JOIN_COMPLETE_STATE);
  2370. return (err);
  2371. }
  2372. static int smctr_link_tx_fcbs_to_bdbs(struct net_device *dev)
  2373. {
  2374. struct net_local *tp = netdev_priv(dev);
  2375. unsigned int i, j;
  2376. FCBlock *fcb;
  2377. BDBlock *bdb;
  2378. for(i = 0; i < NUM_TX_QS_USED; i++)
  2379. {
  2380. fcb = tp->tx_fcb_head[i];
  2381. bdb = tp->tx_bdb_head[i];
  2382. for(j = 0; j < tp->num_tx_fcbs[i]; j++)
  2383. {
  2384. fcb->bdb_ptr = bdb;
  2385. fcb->trc_bdb_ptr = TRC_POINTER(bdb);
  2386. fcb = (FCBlock *)((char *)fcb + sizeof(FCBlock));
  2387. bdb = (BDBlock *)((char *)bdb + sizeof(BDBlock));
  2388. }
  2389. }
  2390. return (0);
  2391. }
  2392. static int smctr_load_firmware(struct net_device *dev)
  2393. {
  2394. struct net_local *tp = netdev_priv(dev);
  2395. __u16 i, checksum = 0;
  2396. int err = 0;
  2397. if(smctr_debug > 10)
  2398. printk(KERN_DEBUG "%s: smctr_load_firmware\n", dev->name);
  2399. tp->ptr_ucode = smctr_code;
  2400. tp->num_of_tx_buffs = 4;
  2401. tp->mode_bits |= UMAC;
  2402. tp->receive_mask = 0;
  2403. tp->max_packet_size = 4177;
  2404. /* Can only upload the firmware once per adapter reset. */
  2405. if(tp->microcode_version != 0)
  2406. return (UCODE_PRESENT);
  2407. /* Verify the firmware exists and is there in the right amount. */
  2408. if((tp->ptr_ucode == 0L)
  2409. || (*(tp->ptr_ucode + UCODE_VERSION_OFFSET) < UCODE_VERSION))
  2410. {
  2411. return (UCODE_NOT_PRESENT);
  2412. }
  2413. /* UCODE_SIZE is not included in Checksum. */
  2414. for(i = 0; i < *((__u16 *)(tp->ptr_ucode + UCODE_SIZE_OFFSET)); i += 2)
  2415. checksum += *((__u16 *)(tp->ptr_ucode + 2 + i));
  2416. if(checksum)
  2417. return (UCODE_NOT_PRESENT);
  2418. /* At this point we have a valid firmware image, lets kick it on up. */
  2419. smctr_enable_adapter_ram(dev);
  2420. smctr_enable_16bit(dev);
  2421. smctr_set_page(dev, (__u8 *)tp->ram_access);
  2422. if((smctr_checksum_firmware(dev))
  2423. || (*(tp->ptr_ucode + UCODE_VERSION_OFFSET)
  2424. > tp->microcode_version))
  2425. {
  2426. smctr_enable_adapter_ctrl_store(dev);
  2427. /* Zero out ram space for firmware. */
  2428. for(i = 0; i < CS_RAM_SIZE; i += 2)
  2429. *((__u16 *)(tp->ram_access + i)) = 0;
  2430. smctr_decode_firmware(dev);
  2431. tp->microcode_version = *(tp->ptr_ucode + UCODE_VERSION_OFFSET); *((__u16 *)(tp->ram_access + CS_RAM_VERSION_OFFSET))
  2432. = (tp->microcode_version << 8);
  2433. *((__u16 *)(tp->ram_access + CS_RAM_CHECKSUM_OFFSET))
  2434. = ~(tp->microcode_version << 8) + 1;
  2435. smctr_disable_adapter_ctrl_store(dev);
  2436. if(smctr_checksum_firmware(dev))
  2437. err = HARDWARE_FAILED;
  2438. }
  2439. else
  2440. err = UCODE_PRESENT;
  2441. smctr_disable_16bit(dev);
  2442. return (err);
  2443. }
  2444. static int smctr_load_node_addr(struct net_device *dev)
  2445. {
  2446. int ioaddr = dev->base_addr;
  2447. unsigned int i;
  2448. __u8 r;
  2449. for(i = 0; i < 6; i++)
  2450. {
  2451. r = inb(ioaddr + LAR0 + i);
  2452. dev->dev_addr[i] = (char)r;
  2453. }
  2454. dev->addr_len = 6;
  2455. return (0);
  2456. }
  2457. /* Lobe Media Test.
  2458. * During the transmission of the initial 1500 lobe media MAC frames,
  2459. * the phase lock loop in the 805 chip may lock, and then un-lock, causing
  2460. * the 825 to go into a PURGE state. When performing a PURGE, the MCT
  2461. * microcode will not transmit any frames given to it by the host, and
  2462. * will consequently cause a timeout.
  2463. *
  2464. * NOTE 1: If the monitor_state is MS_BEACON_TEST_STATE, all transmit
  2465. * queues other then the one used for the lobe_media_test should be
  2466. * disabled.!?
  2467. *
  2468. * NOTE 2: If the monitor_state is MS_BEACON_TEST_STATE and the receive_mask
  2469. * has any multi-cast or promiscous bits set, the receive_mask needs to
  2470. * be changed to clear the multi-cast or promiscous mode bits, the lobe_test
  2471. * run, and then the receive mask set back to its original value if the test
  2472. * is successful.
  2473. */
  2474. static int smctr_lobe_media_test(struct net_device *dev)
  2475. {
  2476. struct net_local *tp = netdev_priv(dev);
  2477. unsigned int i, perror = 0;
  2478. unsigned short saved_rcv_mask;
  2479. if(smctr_debug > 10)
  2480. printk(KERN_DEBUG "%s: smctr_lobe_media_test\n", dev->name);
  2481. /* Clear receive mask for lobe test. */
  2482. saved_rcv_mask = tp->receive_mask;
  2483. tp->receive_mask = 0;
  2484. smctr_chg_rx_mask(dev);
  2485. /* Setup the lobe media test. */
  2486. smctr_lobe_media_test_cmd(dev);
  2487. if(smctr_wait_cmd(dev))
  2488. {
  2489. smctr_reset_adapter(dev);
  2490. tp->status = CLOSED;
  2491. return (LOBE_MEDIA_TEST_FAILED);
  2492. }
  2493. /* Tx lobe media test frames. */
  2494. for(i = 0; i < 1500; ++i)
  2495. {
  2496. if(smctr_send_lobe_media_test(dev))
  2497. {
  2498. if(perror)
  2499. {
  2500. smctr_reset_adapter(dev);
  2501. tp->state = CLOSED;
  2502. return (LOBE_MEDIA_TEST_FAILED);
  2503. }
  2504. else
  2505. {
  2506. perror = 1;
  2507. if(smctr_lobe_media_test_cmd(dev))
  2508. {
  2509. smctr_reset_adapter(dev);
  2510. tp->state = CLOSED;
  2511. return (LOBE_MEDIA_TEST_FAILED);
  2512. }
  2513. }
  2514. }
  2515. }
  2516. if(smctr_send_dat(dev))
  2517. {
  2518. if(smctr_send_dat(dev))
  2519. {
  2520. smctr_reset_adapter(dev);
  2521. tp->state = CLOSED;
  2522. return (LOBE_MEDIA_TEST_FAILED);
  2523. }
  2524. }
  2525. /* Check if any frames received during test. */
  2526. if((tp->rx_fcb_curr[MAC_QUEUE]->frame_status)
  2527. || (tp->rx_fcb_curr[NON_MAC_QUEUE]->frame_status))
  2528. {
  2529. smctr_reset_adapter(dev);
  2530. tp->state = CLOSED;
  2531. return (LOBE_MEDIA_TEST_FAILED);
  2532. }
  2533. /* Set receive mask to "Promisc" mode. */
  2534. tp->receive_mask = saved_rcv_mask;
  2535. smctr_chg_rx_mask(dev);
  2536. return (0);
  2537. }
  2538. static int smctr_lobe_media_test_cmd(struct net_device *dev)
  2539. {
  2540. struct net_local *tp = netdev_priv(dev);
  2541. int err;
  2542. if(smctr_debug > 10)
  2543. printk(KERN_DEBUG "%s: smctr_lobe_media_test_cmd\n", dev->name);
  2544. /* Change to lobe media test state. */
  2545. if(tp->monitor_state != MS_BEACON_TEST_STATE)
  2546. {
  2547. smctr_lobe_media_test_state(dev);
  2548. if(smctr_wait_cmd(dev))
  2549. {
  2550. printk(KERN_ERR "Lobe Failed test state\n");
  2551. return (LOBE_MEDIA_TEST_FAILED);
  2552. }
  2553. }
  2554. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2555. TRC_LOBE_MEDIA_TEST);
  2556. return (err);
  2557. }
  2558. static int smctr_lobe_media_test_state(struct net_device *dev)
  2559. {
  2560. int err;
  2561. err = smctr_setup_single_cmd(dev, ACB_CMD_CHANGE_JOIN_STATE,
  2562. JS_LOBE_TEST_STATE);
  2563. return (err);
  2564. }
  2565. static int smctr_make_8025_hdr(struct net_device *dev,
  2566. MAC_HEADER *rmf, MAC_HEADER *tmf, __u16 ac_fc)
  2567. {
  2568. tmf->ac = MSB(ac_fc); /* msb is access control */
  2569. tmf->fc = LSB(ac_fc); /* lsb is frame control */
  2570. tmf->sa[0] = dev->dev_addr[0];
  2571. tmf->sa[1] = dev->dev_addr[1];
  2572. tmf->sa[2] = dev->dev_addr[2];
  2573. tmf->sa[3] = dev->dev_addr[3];
  2574. tmf->sa[4] = dev->dev_addr[4];
  2575. tmf->sa[5] = dev->dev_addr[5];
  2576. switch(tmf->vc)
  2577. {
  2578. /* Send RQ_INIT to RPS */
  2579. case RQ_INIT:
  2580. tmf->da[0] = 0xc0;
  2581. tmf->da[1] = 0x00;
  2582. tmf->da[2] = 0x00;
  2583. tmf->da[3] = 0x00;
  2584. tmf->da[4] = 0x00;
  2585. tmf->da[5] = 0x02;
  2586. break;
  2587. /* Send RPT_TX_FORWARD to CRS */
  2588. case RPT_TX_FORWARD:
  2589. tmf->da[0] = 0xc0;
  2590. tmf->da[1] = 0x00;
  2591. tmf->da[2] = 0x00;
  2592. tmf->da[3] = 0x00;
  2593. tmf->da[4] = 0x00;
  2594. tmf->da[5] = 0x10;
  2595. break;
  2596. /* Everything else goes to sender */
  2597. default:
  2598. tmf->da[0] = rmf->sa[0];
  2599. tmf->da[1] = rmf->sa[1];
  2600. tmf->da[2] = rmf->sa[2];
  2601. tmf->da[3] = rmf->sa[3];
  2602. tmf->da[4] = rmf->sa[4];
  2603. tmf->da[5] = rmf->sa[5];
  2604. break;
  2605. }
  2606. return (0);
  2607. }
  2608. static int smctr_make_access_pri(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2609. {
  2610. struct net_local *tp = netdev_priv(dev);
  2611. tsv->svi = AUTHORIZED_ACCESS_PRIORITY;
  2612. tsv->svl = S_AUTHORIZED_ACCESS_PRIORITY;
  2613. tsv->svv[0] = MSB(tp->authorized_access_priority);
  2614. tsv->svv[1] = LSB(tp->authorized_access_priority);
  2615. return (0);
  2616. }
  2617. static int smctr_make_addr_mod(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2618. {
  2619. tsv->svi = ADDRESS_MODIFER;
  2620. tsv->svl = S_ADDRESS_MODIFER;
  2621. tsv->svv[0] = 0;
  2622. tsv->svv[1] = 0;
  2623. return (0);
  2624. }
  2625. static int smctr_make_auth_funct_class(struct net_device *dev,
  2626. MAC_SUB_VECTOR *tsv)
  2627. {
  2628. struct net_local *tp = netdev_priv(dev);
  2629. tsv->svi = AUTHORIZED_FUNCTION_CLASS;
  2630. tsv->svl = S_AUTHORIZED_FUNCTION_CLASS;
  2631. tsv->svv[0] = MSB(tp->authorized_function_classes);
  2632. tsv->svv[1] = LSB(tp->authorized_function_classes);
  2633. return (0);
  2634. }
  2635. static int smctr_make_corr(struct net_device *dev,
  2636. MAC_SUB_VECTOR *tsv, __u16 correlator)
  2637. {
  2638. tsv->svi = CORRELATOR;
  2639. tsv->svl = S_CORRELATOR;
  2640. tsv->svv[0] = MSB(correlator);
  2641. tsv->svv[1] = LSB(correlator);
  2642. return (0);
  2643. }
  2644. static int smctr_make_funct_addr(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2645. {
  2646. struct net_local *tp = netdev_priv(dev);
  2647. smctr_get_functional_address(dev);
  2648. tsv->svi = FUNCTIONAL_ADDRESS;
  2649. tsv->svl = S_FUNCTIONAL_ADDRESS;
  2650. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2651. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2652. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2653. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2654. return (0);
  2655. }
  2656. static int smctr_make_group_addr(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2657. {
  2658. struct net_local *tp = netdev_priv(dev);
  2659. smctr_get_group_address(dev);
  2660. tsv->svi = GROUP_ADDRESS;
  2661. tsv->svl = S_GROUP_ADDRESS;
  2662. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2663. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2664. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2665. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2666. /* Set Group Address Sub-vector to all zeros if only the
  2667. * Group Address/Functional Address Indicator is set.
  2668. */
  2669. if(tsv->svv[0] == 0x80 && tsv->svv[1] == 0x00
  2670. && tsv->svv[2] == 0x00 && tsv->svv[3] == 0x00)
  2671. tsv->svv[0] = 0x00;
  2672. return (0);
  2673. }
  2674. static int smctr_make_phy_drop_num(struct net_device *dev,
  2675. MAC_SUB_VECTOR *tsv)
  2676. {
  2677. struct net_local *tp = netdev_priv(dev);
  2678. smctr_get_physical_drop_number(dev);
  2679. tsv->svi = PHYSICAL_DROP;
  2680. tsv->svl = S_PHYSICAL_DROP;
  2681. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2682. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2683. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2684. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2685. return (0);
  2686. }
  2687. static int smctr_make_product_id(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2688. {
  2689. int i;
  2690. tsv->svi = PRODUCT_INSTANCE_ID;
  2691. tsv->svl = S_PRODUCT_INSTANCE_ID;
  2692. for(i = 0; i < 18; i++)
  2693. tsv->svv[i] = 0xF0;
  2694. return (0);
  2695. }
  2696. static int smctr_make_station_id(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2697. {
  2698. struct net_local *tp = netdev_priv(dev);
  2699. smctr_get_station_id(dev);
  2700. tsv->svi = STATION_IDENTIFER;
  2701. tsv->svl = S_STATION_IDENTIFER;
  2702. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2703. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2704. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2705. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2706. tsv->svv[4] = MSB(tp->misc_command_data[2]);
  2707. tsv->svv[5] = LSB(tp->misc_command_data[2]);
  2708. return (0);
  2709. }
  2710. static int smctr_make_ring_station_status(struct net_device *dev,
  2711. MAC_SUB_VECTOR * tsv)
  2712. {
  2713. tsv->svi = RING_STATION_STATUS;
  2714. tsv->svl = S_RING_STATION_STATUS;
  2715. tsv->svv[0] = 0;
  2716. tsv->svv[1] = 0;
  2717. tsv->svv[2] = 0;
  2718. tsv->svv[3] = 0;
  2719. tsv->svv[4] = 0;
  2720. tsv->svv[5] = 0;
  2721. return (0);
  2722. }
  2723. static int smctr_make_ring_station_version(struct net_device *dev,
  2724. MAC_SUB_VECTOR *tsv)
  2725. {
  2726. struct net_local *tp = netdev_priv(dev);
  2727. tsv->svi = RING_STATION_VERSION_NUMBER;
  2728. tsv->svl = S_RING_STATION_VERSION_NUMBER;
  2729. tsv->svv[0] = 0xe2; /* EBCDIC - S */
  2730. tsv->svv[1] = 0xd4; /* EBCDIC - M */
  2731. tsv->svv[2] = 0xc3; /* EBCDIC - C */
  2732. tsv->svv[3] = 0x40; /* EBCDIC - */
  2733. tsv->svv[4] = 0xe5; /* EBCDIC - V */
  2734. tsv->svv[5] = 0xF0 + (tp->microcode_version >> 4);
  2735. tsv->svv[6] = 0xF0 + (tp->microcode_version & 0x0f);
  2736. tsv->svv[7] = 0x40; /* EBCDIC - */
  2737. tsv->svv[8] = 0xe7; /* EBCDIC - X */
  2738. if(tp->extra_info & CHIP_REV_MASK)
  2739. tsv->svv[9] = 0xc5; /* EBCDIC - E */
  2740. else
  2741. tsv->svv[9] = 0xc4; /* EBCDIC - D */
  2742. return (0);
  2743. }
  2744. static int smctr_make_tx_status_code(struct net_device *dev,
  2745. MAC_SUB_VECTOR *tsv, __u16 tx_fstatus)
  2746. {
  2747. tsv->svi = TRANSMIT_STATUS_CODE;
  2748. tsv->svl = S_TRANSMIT_STATUS_CODE;
  2749. tsv->svv[0] = ((tx_fstatus & 0x0100 >> 6) || IBM_PASS_SOURCE_ADDR);
  2750. /* Stripped frame status of Transmitted Frame */
  2751. tsv->svv[1] = tx_fstatus & 0xff;
  2752. return (0);
  2753. }
  2754. static int smctr_make_upstream_neighbor_addr(struct net_device *dev,
  2755. MAC_SUB_VECTOR *tsv)
  2756. {
  2757. struct net_local *tp = netdev_priv(dev);
  2758. smctr_get_upstream_neighbor_addr(dev);
  2759. tsv->svi = UPSTREAM_NEIGHBOR_ADDRESS;
  2760. tsv->svl = S_UPSTREAM_NEIGHBOR_ADDRESS;
  2761. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2762. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2763. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2764. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2765. tsv->svv[4] = MSB(tp->misc_command_data[2]);
  2766. tsv->svv[5] = LSB(tp->misc_command_data[2]);
  2767. return (0);
  2768. }
  2769. static int smctr_make_wrap_data(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2770. {
  2771. tsv->svi = WRAP_DATA;
  2772. tsv->svl = S_WRAP_DATA;
  2773. return (0);
  2774. }
  2775. /*
  2776. * Open/initialize the board. This is called sometime after
  2777. * booting when the 'ifconfig' program is run.
  2778. *
  2779. * This routine should set everything up anew at each open, even
  2780. * registers that "should" only need to be set once at boot, so that
  2781. * there is non-reboot way to recover if something goes wrong.
  2782. */
  2783. static int smctr_open(struct net_device *dev)
  2784. {
  2785. int err;
  2786. if(smctr_debug > 10)
  2787. printk(KERN_DEBUG "%s: smctr_open\n", dev->name);
  2788. err = smctr_init_adapter(dev);
  2789. if(err < 0)
  2790. return (err);
  2791. return (err);
  2792. }
  2793. /* Interrupt driven open of Token card. */
  2794. static int smctr_open_tr(struct net_device *dev)
  2795. {
  2796. struct net_local *tp = netdev_priv(dev);
  2797. unsigned long flags;
  2798. int err;
  2799. if(smctr_debug > 10)
  2800. printk(KERN_DEBUG "%s: smctr_open_tr\n", dev->name);
  2801. /* Now we can actually open the adapter. */
  2802. if(tp->status == OPEN)
  2803. return (0);
  2804. if(tp->status != INITIALIZED)
  2805. return (-1);
  2806. /* FIXME: it would work a lot better if we masked the irq sources
  2807. on the card here, then we could skip the locking and poll nicely */
  2808. spin_lock_irqsave(&tp->lock, flags);
  2809. smctr_set_page(dev, (__u8 *)tp->ram_access);
  2810. if((err = smctr_issue_resume_rx_fcb_cmd(dev, (short)MAC_QUEUE)))
  2811. goto out;
  2812. if((err = smctr_issue_resume_rx_bdb_cmd(dev, (short)MAC_QUEUE)))
  2813. goto out;
  2814. if((err = smctr_issue_resume_rx_fcb_cmd(dev, (short)NON_MAC_QUEUE)))
  2815. goto out;
  2816. if((err = smctr_issue_resume_rx_bdb_cmd(dev, (short)NON_MAC_QUEUE)))
  2817. goto out;
  2818. tp->status = CLOSED;
  2819. /* Insert into the Ring or Enter Loopback Mode. */
  2820. if((tp->mode_bits & LOOPING_MODE_MASK) == LOOPBACK_MODE_1)
  2821. {
  2822. tp->status = CLOSED;
  2823. if(!(err = smctr_issue_trc_loopback_cmd(dev)))
  2824. {
  2825. if(!(err = smctr_wait_cmd(dev)))
  2826. tp->status = OPEN;
  2827. }
  2828. smctr_status_chg(dev);
  2829. }
  2830. else
  2831. {
  2832. if((tp->mode_bits & LOOPING_MODE_MASK) == LOOPBACK_MODE_2)
  2833. {
  2834. tp->status = CLOSED;
  2835. if(!(err = smctr_issue_tri_loopback_cmd(dev)))
  2836. {
  2837. if(!(err = smctr_wait_cmd(dev)))
  2838. tp->status = OPEN;
  2839. }
  2840. smctr_status_chg(dev);
  2841. }
  2842. else
  2843. {
  2844. if((tp->mode_bits & LOOPING_MODE_MASK)
  2845. == LOOPBACK_MODE_3)
  2846. {
  2847. tp->status = CLOSED;
  2848. if(!(err = smctr_lobe_media_test_cmd(dev)))
  2849. {
  2850. if(!(err = smctr_wait_cmd(dev)))
  2851. tp->status = OPEN;
  2852. }
  2853. smctr_status_chg(dev);
  2854. }
  2855. else
  2856. {
  2857. if(!(err = smctr_lobe_media_test(dev)))
  2858. err = smctr_issue_insert_cmd(dev);
  2859. else
  2860. {
  2861. if(err == LOBE_MEDIA_TEST_FAILED)
  2862. printk(KERN_WARNING "%s: Lobe Media Test Failure - Check cable?\n", dev->name);
  2863. }
  2864. }
  2865. }
  2866. }
  2867. out:
  2868. spin_unlock_irqrestore(&tp->lock, flags);
  2869. return (err);
  2870. }
  2871. /* Check for a network adapter of this type,
  2872. * and return device structure if one exists.
  2873. */
  2874. struct net_device __init *smctr_probe(int unit)
  2875. {
  2876. struct net_device *dev = alloc_trdev(sizeof(struct net_local));
  2877. static const unsigned ports[] = {
  2878. 0x200, 0x220, 0x240, 0x260, 0x280, 0x2A0, 0x2C0, 0x2E0, 0x300,
  2879. 0x320, 0x340, 0x360, 0x380, 0
  2880. };
  2881. const unsigned *port;
  2882. int err = 0;
  2883. if (!dev)
  2884. return ERR_PTR(-ENOMEM);
  2885. SET_MODULE_OWNER(dev);
  2886. if (unit >= 0) {
  2887. sprintf(dev->name, "tr%d", unit);
  2888. netdev_boot_setup_check(dev);
  2889. }
  2890. if (dev->base_addr > 0x1ff) /* Check a single specified location. */
  2891. err = smctr_probe1(dev, dev->base_addr);
  2892. else if(dev->base_addr != 0) /* Don't probe at all. */
  2893. err =-ENXIO;
  2894. else {
  2895. for (port = ports; *port; port++) {
  2896. err = smctr_probe1(dev, *port);
  2897. if (!err)
  2898. break;
  2899. }
  2900. }
  2901. if (err)
  2902. goto out;
  2903. err = register_netdev(dev);
  2904. if (err)
  2905. goto out1;
  2906. return dev;
  2907. out1:
  2908. #ifdef CONFIG_MCA_LEGACY
  2909. { struct net_local *tp = netdev_priv(dev);
  2910. if (tp->slot_num)
  2911. mca_mark_as_unused(tp->slot_num);
  2912. }
  2913. #endif
  2914. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  2915. free_irq(dev->irq, dev);
  2916. out:
  2917. free_netdev(dev);
  2918. return ERR_PTR(err);
  2919. }
  2920. static int __init smctr_probe1(struct net_device *dev, int ioaddr)
  2921. {
  2922. static unsigned version_printed;
  2923. struct net_local *tp = netdev_priv(dev);
  2924. int err;
  2925. __u32 *ram;
  2926. if(smctr_debug && version_printed++ == 0)
  2927. printk(version);
  2928. spin_lock_init(&tp->lock);
  2929. dev->base_addr = ioaddr;
  2930. /* Actually detect an adapter now. */
  2931. err = smctr_chk_isa(dev);
  2932. if(err < 0)
  2933. {
  2934. if ((err = smctr_chk_mca(dev)) < 0) {
  2935. err = -ENODEV;
  2936. goto out;
  2937. }
  2938. }
  2939. tp = netdev_priv(dev);
  2940. dev->mem_start = tp->ram_base;
  2941. dev->mem_end = dev->mem_start + 0x10000;
  2942. ram = (__u32 *)phys_to_virt(dev->mem_start);
  2943. tp->ram_access = *(__u32 *)&ram;
  2944. tp->status = NOT_INITIALIZED;
  2945. err = smctr_load_firmware(dev);
  2946. if(err != UCODE_PRESENT && err != SUCCESS)
  2947. {
  2948. printk(KERN_ERR "%s: Firmware load failed (%d)\n", dev->name, err);
  2949. err = -EIO;
  2950. goto out;
  2951. }
  2952. /* Allow user to specify ring speed on module insert. */
  2953. if(ringspeed == 4)
  2954. tp->media_type = MEDIA_UTP_4;
  2955. else
  2956. tp->media_type = MEDIA_UTP_16;
  2957. printk(KERN_INFO "%s: %s %s at Io %#4x, Irq %d, Rom %#4x, Ram %#4x.\n",
  2958. dev->name, smctr_name, smctr_model,
  2959. (unsigned int)dev->base_addr,
  2960. dev->irq, tp->rom_base, tp->ram_base);
  2961. dev->open = smctr_open;
  2962. dev->stop = smctr_close;
  2963. dev->hard_start_xmit = smctr_send_packet;
  2964. dev->tx_timeout = smctr_timeout;
  2965. dev->watchdog_timeo = HZ;
  2966. dev->get_stats = smctr_get_stats;
  2967. dev->set_multicast_list = &smctr_set_multicast_list;
  2968. return (0);
  2969. out:
  2970. return err;
  2971. }
  2972. static int smctr_process_rx_packet(MAC_HEADER *rmf, __u16 size,
  2973. struct net_device *dev, __u16 rx_status)
  2974. {
  2975. struct net_local *tp = netdev_priv(dev);
  2976. struct sk_buff *skb;
  2977. __u16 rcode, correlator;
  2978. int err = 0;
  2979. __u8 xframe = 1;
  2980. __u16 tx_fstatus;
  2981. rmf->vl = SWAP_BYTES(rmf->vl);
  2982. if(rx_status & FCB_RX_STATUS_DA_MATCHED)
  2983. {
  2984. switch(rmf->vc)
  2985. {
  2986. /* Received MAC Frames Processed by RS. */
  2987. case INIT:
  2988. if((rcode = smctr_rcv_init(dev, rmf, &correlator)) == HARDWARE_FAILED)
  2989. {
  2990. return (rcode);
  2991. }
  2992. if((err = smctr_send_rsp(dev, rmf, rcode,
  2993. correlator)))
  2994. {
  2995. return (err);
  2996. }
  2997. break;
  2998. case CHG_PARM:
  2999. if((rcode = smctr_rcv_chg_param(dev, rmf,
  3000. &correlator)) ==HARDWARE_FAILED)
  3001. {
  3002. return (rcode);
  3003. }
  3004. if((err = smctr_send_rsp(dev, rmf, rcode,
  3005. correlator)))
  3006. {
  3007. return (err);
  3008. }
  3009. break;
  3010. case RQ_ADDR:
  3011. if((rcode = smctr_rcv_rq_addr_state_attch(dev,
  3012. rmf, &correlator)) != POSITIVE_ACK)
  3013. {
  3014. if(rcode == HARDWARE_FAILED)
  3015. return (rcode);
  3016. else
  3017. return (smctr_send_rsp(dev, rmf,
  3018. rcode, correlator));
  3019. }
  3020. if((err = smctr_send_rpt_addr(dev, rmf,
  3021. correlator)))
  3022. {
  3023. return (err);
  3024. }
  3025. break;
  3026. case RQ_ATTCH:
  3027. if((rcode = smctr_rcv_rq_addr_state_attch(dev,
  3028. rmf, &correlator)) != POSITIVE_ACK)
  3029. {
  3030. if(rcode == HARDWARE_FAILED)
  3031. return (rcode);
  3032. else
  3033. return (smctr_send_rsp(dev, rmf,
  3034. rcode,
  3035. correlator));
  3036. }
  3037. if((err = smctr_send_rpt_attch(dev, rmf,
  3038. correlator)))
  3039. {
  3040. return (err);
  3041. }
  3042. break;
  3043. case RQ_STATE:
  3044. if((rcode = smctr_rcv_rq_addr_state_attch(dev,
  3045. rmf, &correlator)) != POSITIVE_ACK)
  3046. {
  3047. if(rcode == HARDWARE_FAILED)
  3048. return (rcode);
  3049. else
  3050. return (smctr_send_rsp(dev, rmf,
  3051. rcode,
  3052. correlator));
  3053. }
  3054. if((err = smctr_send_rpt_state(dev, rmf,
  3055. correlator)))
  3056. {
  3057. return (err);
  3058. }
  3059. break;
  3060. case TX_FORWARD:
  3061. if((rcode = smctr_rcv_tx_forward(dev, rmf))
  3062. != POSITIVE_ACK)
  3063. {
  3064. if(rcode == HARDWARE_FAILED)
  3065. return (rcode);
  3066. else
  3067. return (smctr_send_rsp(dev, rmf,
  3068. rcode,
  3069. correlator));
  3070. }
  3071. if((err = smctr_send_tx_forward(dev, rmf,
  3072. &tx_fstatus)) == HARDWARE_FAILED)
  3073. {
  3074. return (err);
  3075. }
  3076. if(err == A_FRAME_WAS_FORWARDED)
  3077. {
  3078. if((err = smctr_send_rpt_tx_forward(dev,
  3079. rmf, tx_fstatus))
  3080. == HARDWARE_FAILED)
  3081. {
  3082. return (err);
  3083. }
  3084. }
  3085. break;
  3086. /* Received MAC Frames Processed by CRS/REM/RPS. */
  3087. case RSP:
  3088. case RQ_INIT:
  3089. case RPT_NEW_MON:
  3090. case RPT_SUA_CHG:
  3091. case RPT_ACTIVE_ERR:
  3092. case RPT_NN_INCMP:
  3093. case RPT_ERROR:
  3094. case RPT_ATTCH:
  3095. case RPT_STATE:
  3096. case RPT_ADDR:
  3097. break;
  3098. /* Rcvd Att. MAC Frame (if RXATMAC set) or UNKNOWN */
  3099. default:
  3100. xframe = 0;
  3101. if(!(tp->receive_mask & ACCEPT_ATT_MAC_FRAMES))
  3102. {
  3103. rcode = smctr_rcv_unknown(dev, rmf,
  3104. &correlator);
  3105. if((err = smctr_send_rsp(dev, rmf,rcode,
  3106. correlator)))
  3107. {
  3108. return (err);
  3109. }
  3110. }
  3111. break;
  3112. }
  3113. }
  3114. else
  3115. {
  3116. /* 1. DA doesn't match (Promiscuous Mode).
  3117. * 2. Parse for Extended MAC Frame Type.
  3118. */
  3119. switch(rmf->vc)
  3120. {
  3121. case RSP:
  3122. case INIT:
  3123. case RQ_INIT:
  3124. case RQ_ADDR:
  3125. case RQ_ATTCH:
  3126. case RQ_STATE:
  3127. case CHG_PARM:
  3128. case RPT_ADDR:
  3129. case RPT_ERROR:
  3130. case RPT_ATTCH:
  3131. case RPT_STATE:
  3132. case RPT_NEW_MON:
  3133. case RPT_SUA_CHG:
  3134. case RPT_NN_INCMP:
  3135. case RPT_ACTIVE_ERR:
  3136. break;
  3137. default:
  3138. xframe = 0;
  3139. break;
  3140. }
  3141. }
  3142. /* NOTE: UNKNOWN MAC frames will NOT be passed up unless
  3143. * ACCEPT_ATT_MAC_FRAMES is set.
  3144. */
  3145. if(((tp->receive_mask & ACCEPT_ATT_MAC_FRAMES)
  3146. && (xframe == (__u8)0))
  3147. || ((tp->receive_mask & ACCEPT_EXT_MAC_FRAMES)
  3148. && (xframe == (__u8)1)))
  3149. {
  3150. rmf->vl = SWAP_BYTES(rmf->vl);
  3151. if (!(skb = dev_alloc_skb(size)))
  3152. return -ENOMEM;
  3153. skb->len = size;
  3154. /* Slide data into a sleek skb. */
  3155. skb_put(skb, skb->len);
  3156. memcpy(skb->data, rmf, skb->len);
  3157. /* Update Counters */
  3158. tp->MacStat.rx_packets++;
  3159. tp->MacStat.rx_bytes += skb->len;
  3160. /* Kick the packet on up. */
  3161. skb->dev = dev;
  3162. skb->protocol = tr_type_trans(skb, dev);
  3163. netif_rx(skb);
  3164. dev->last_rx = jiffies;
  3165. err = 0;
  3166. }
  3167. return (err);
  3168. }
  3169. /* Adapter RAM test. Incremental word ODD boundary data test. */
  3170. static int smctr_ram_memory_test(struct net_device *dev)
  3171. {
  3172. struct net_local *tp = netdev_priv(dev);
  3173. __u16 page, pages_of_ram, start_pattern = 0, word_pattern = 0,
  3174. word_read = 0, err_word = 0, err_pattern = 0;
  3175. unsigned int err_offset;
  3176. __u32 j, pword;
  3177. __u8 err = 0;
  3178. if(smctr_debug > 10)
  3179. printk(KERN_DEBUG "%s: smctr_ram_memory_test\n", dev->name);
  3180. start_pattern = 0x0001;
  3181. pages_of_ram = tp->ram_size / tp->ram_usable;
  3182. pword = tp->ram_access;
  3183. /* Incremental word ODD boundary test. */
  3184. for(page = 0; (page < pages_of_ram) && (~err);
  3185. page++, start_pattern += 0x8000)
  3186. {
  3187. smctr_set_page(dev, (__u8 *)(tp->ram_access
  3188. + (page * tp->ram_usable * 1024) + 1));
  3189. word_pattern = start_pattern;
  3190. for(j = 1; j < (__u32)(tp->ram_usable * 1024) - 1; j += 2)
  3191. *(__u16 *)(pword + j) = word_pattern++;
  3192. word_pattern = start_pattern;
  3193. for(j = 1; j < (__u32)(tp->ram_usable * 1024) - 1
  3194. && (~err); j += 2, word_pattern++)
  3195. {
  3196. word_read = *(__u16 *)(pword + j);
  3197. if(word_read != word_pattern)
  3198. {
  3199. err = (__u8)1;
  3200. err_offset = j;
  3201. err_word = word_read;
  3202. err_pattern = word_pattern;
  3203. return (RAM_TEST_FAILED);
  3204. }
  3205. }
  3206. }
  3207. /* Zero out memory. */
  3208. for(page = 0; page < pages_of_ram && (~err); page++)
  3209. {
  3210. smctr_set_page(dev, (__u8 *)(tp->ram_access
  3211. + (page * tp->ram_usable * 1024)));
  3212. word_pattern = 0;
  3213. for(j = 0; j < (__u32)tp->ram_usable * 1024; j +=2)
  3214. *(__u16 *)(pword + j) = word_pattern;
  3215. for(j =0; j < (__u32)tp->ram_usable * 1024
  3216. && (~err); j += 2)
  3217. {
  3218. word_read = *(__u16 *)(pword + j);
  3219. if(word_read != word_pattern)
  3220. {
  3221. err = (__u8)1;
  3222. err_offset = j;
  3223. err_word = word_read;
  3224. err_pattern = word_pattern;
  3225. return (RAM_TEST_FAILED);
  3226. }
  3227. }
  3228. }
  3229. smctr_set_page(dev, (__u8 *)tp->ram_access);
  3230. return (0);
  3231. }
  3232. static int smctr_rcv_chg_param(struct net_device *dev, MAC_HEADER *rmf,
  3233. __u16 *correlator)
  3234. {
  3235. MAC_SUB_VECTOR *rsv;
  3236. signed short vlen;
  3237. __u16 rcode = POSITIVE_ACK;
  3238. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3239. /* This Frame can only come from a CRS */
  3240. if((rmf->dc_sc & SC_MASK) != SC_CRS)
  3241. return(E_INAPPROPRIATE_SOURCE_CLASS);
  3242. /* Remove MVID Length from total length. */
  3243. vlen = (signed short)rmf->vl - 4;
  3244. /* Point to First SVID */
  3245. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3246. /* Search for Appropriate SVID's. */
  3247. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3248. {
  3249. switch(rsv->svi)
  3250. {
  3251. case CORRELATOR:
  3252. svectors |= F_CORRELATOR;
  3253. rcode = smctr_set_corr(dev, rsv, correlator);
  3254. break;
  3255. case LOCAL_RING_NUMBER:
  3256. svectors |= F_LOCAL_RING_NUMBER;
  3257. rcode = smctr_set_local_ring_num(dev, rsv);
  3258. break;
  3259. case ASSIGN_PHYSICAL_DROP:
  3260. svectors |= F_ASSIGN_PHYSICAL_DROP;
  3261. rcode = smctr_set_phy_drop(dev, rsv);
  3262. break;
  3263. case ERROR_TIMER_VALUE:
  3264. svectors |= F_ERROR_TIMER_VALUE;
  3265. rcode = smctr_set_error_timer_value(dev, rsv);
  3266. break;
  3267. case AUTHORIZED_FUNCTION_CLASS:
  3268. svectors |= F_AUTHORIZED_FUNCTION_CLASS;
  3269. rcode = smctr_set_auth_funct_class(dev, rsv);
  3270. break;
  3271. case AUTHORIZED_ACCESS_PRIORITY:
  3272. svectors |= F_AUTHORIZED_ACCESS_PRIORITY;
  3273. rcode = smctr_set_auth_access_pri(dev, rsv);
  3274. break;
  3275. default:
  3276. rcode = E_SUB_VECTOR_UNKNOWN;
  3277. break;
  3278. }
  3279. /* Let Sender Know if SUM of SV length's is
  3280. * larger then length in MVID length field
  3281. */
  3282. if((vlen -= rsv->svl) < 0)
  3283. rcode = E_VECTOR_LENGTH_ERROR;
  3284. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3285. }
  3286. if(rcode == POSITIVE_ACK)
  3287. {
  3288. /* Let Sender Know if MVID length field
  3289. * is larger then SUM of SV length's
  3290. */
  3291. if(vlen != 0)
  3292. rcode = E_VECTOR_LENGTH_ERROR;
  3293. else
  3294. {
  3295. /* Let Sender Know if Expected SVID Missing */
  3296. if((svectors & R_CHG_PARM) ^ R_CHG_PARM)
  3297. rcode = E_MISSING_SUB_VECTOR;
  3298. }
  3299. }
  3300. return (rcode);
  3301. }
  3302. static int smctr_rcv_init(struct net_device *dev, MAC_HEADER *rmf,
  3303. __u16 *correlator)
  3304. {
  3305. MAC_SUB_VECTOR *rsv;
  3306. signed short vlen;
  3307. __u16 rcode = POSITIVE_ACK;
  3308. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3309. /* This Frame can only come from a RPS */
  3310. if((rmf->dc_sc & SC_MASK) != SC_RPS)
  3311. return (E_INAPPROPRIATE_SOURCE_CLASS);
  3312. /* Remove MVID Length from total length. */
  3313. vlen = (signed short)rmf->vl - 4;
  3314. /* Point to First SVID */
  3315. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3316. /* Search for Appropriate SVID's */
  3317. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3318. {
  3319. switch(rsv->svi)
  3320. {
  3321. case CORRELATOR:
  3322. svectors |= F_CORRELATOR;
  3323. rcode = smctr_set_corr(dev, rsv, correlator);
  3324. break;
  3325. case LOCAL_RING_NUMBER:
  3326. svectors |= F_LOCAL_RING_NUMBER;
  3327. rcode = smctr_set_local_ring_num(dev, rsv);
  3328. break;
  3329. case ASSIGN_PHYSICAL_DROP:
  3330. svectors |= F_ASSIGN_PHYSICAL_DROP;
  3331. rcode = smctr_set_phy_drop(dev, rsv);
  3332. break;
  3333. case ERROR_TIMER_VALUE:
  3334. svectors |= F_ERROR_TIMER_VALUE;
  3335. rcode = smctr_set_error_timer_value(dev, rsv);
  3336. break;
  3337. default:
  3338. rcode = E_SUB_VECTOR_UNKNOWN;
  3339. break;
  3340. }
  3341. /* Let Sender Know if SUM of SV length's is
  3342. * larger then length in MVID length field
  3343. */
  3344. if((vlen -= rsv->svl) < 0)
  3345. rcode = E_VECTOR_LENGTH_ERROR;
  3346. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3347. }
  3348. if(rcode == POSITIVE_ACK)
  3349. {
  3350. /* Let Sender Know if MVID length field
  3351. * is larger then SUM of SV length's
  3352. */
  3353. if(vlen != 0)
  3354. rcode = E_VECTOR_LENGTH_ERROR;
  3355. else
  3356. {
  3357. /* Let Sender Know if Expected SV Missing */
  3358. if((svectors & R_INIT) ^ R_INIT)
  3359. rcode = E_MISSING_SUB_VECTOR;
  3360. }
  3361. }
  3362. return (rcode);
  3363. }
  3364. static int smctr_rcv_tx_forward(struct net_device *dev, MAC_HEADER *rmf)
  3365. {
  3366. MAC_SUB_VECTOR *rsv;
  3367. signed short vlen;
  3368. __u16 rcode = POSITIVE_ACK;
  3369. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3370. /* This Frame can only come from a CRS */
  3371. if((rmf->dc_sc & SC_MASK) != SC_CRS)
  3372. return (E_INAPPROPRIATE_SOURCE_CLASS);
  3373. /* Remove MVID Length from total length */
  3374. vlen = (signed short)rmf->vl - 4;
  3375. /* Point to First SVID */
  3376. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3377. /* Search for Appropriate SVID's */
  3378. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3379. {
  3380. switch(rsv->svi)
  3381. {
  3382. case FRAME_FORWARD:
  3383. svectors |= F_FRAME_FORWARD;
  3384. rcode = smctr_set_frame_forward(dev, rsv,
  3385. rmf->dc_sc);
  3386. break;
  3387. default:
  3388. rcode = E_SUB_VECTOR_UNKNOWN;
  3389. break;
  3390. }
  3391. /* Let Sender Know if SUM of SV length's is
  3392. * larger then length in MVID length field
  3393. */
  3394. if((vlen -= rsv->svl) < 0)
  3395. rcode = E_VECTOR_LENGTH_ERROR;
  3396. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3397. }
  3398. if(rcode == POSITIVE_ACK)
  3399. {
  3400. /* Let Sender Know if MVID length field
  3401. * is larger then SUM of SV length's
  3402. */
  3403. if(vlen != 0)
  3404. rcode = E_VECTOR_LENGTH_ERROR;
  3405. else
  3406. {
  3407. /* Let Sender Know if Expected SV Missing */
  3408. if((svectors & R_TX_FORWARD) ^ R_TX_FORWARD)
  3409. rcode = E_MISSING_SUB_VECTOR;
  3410. }
  3411. }
  3412. return (rcode);
  3413. }
  3414. static int smctr_rcv_rq_addr_state_attch(struct net_device *dev,
  3415. MAC_HEADER *rmf, __u16 *correlator)
  3416. {
  3417. MAC_SUB_VECTOR *rsv;
  3418. signed short vlen;
  3419. __u16 rcode = POSITIVE_ACK;
  3420. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3421. /* Remove MVID Length from total length */
  3422. vlen = (signed short)rmf->vl - 4;
  3423. /* Point to First SVID */
  3424. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3425. /* Search for Appropriate SVID's */
  3426. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3427. {
  3428. switch(rsv->svi)
  3429. {
  3430. case CORRELATOR:
  3431. svectors |= F_CORRELATOR;
  3432. rcode = smctr_set_corr(dev, rsv, correlator);
  3433. break;
  3434. default:
  3435. rcode = E_SUB_VECTOR_UNKNOWN;
  3436. break;
  3437. }
  3438. /* Let Sender Know if SUM of SV length's is
  3439. * larger then length in MVID length field
  3440. */
  3441. if((vlen -= rsv->svl) < 0)
  3442. rcode = E_VECTOR_LENGTH_ERROR;
  3443. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3444. }
  3445. if(rcode == POSITIVE_ACK)
  3446. {
  3447. /* Let Sender Know if MVID length field
  3448. * is larger then SUM of SV length's
  3449. */
  3450. if(vlen != 0)
  3451. rcode = E_VECTOR_LENGTH_ERROR;
  3452. else
  3453. {
  3454. /* Let Sender Know if Expected SVID Missing */
  3455. if((svectors & R_RQ_ATTCH_STATE_ADDR)
  3456. ^ R_RQ_ATTCH_STATE_ADDR)
  3457. rcode = E_MISSING_SUB_VECTOR;
  3458. }
  3459. }
  3460. return (rcode);
  3461. }
  3462. static int smctr_rcv_unknown(struct net_device *dev, MAC_HEADER *rmf,
  3463. __u16 *correlator)
  3464. {
  3465. MAC_SUB_VECTOR *rsv;
  3466. signed short vlen;
  3467. *correlator = 0;
  3468. /* Remove MVID Length from total length */
  3469. vlen = (signed short)rmf->vl - 4;
  3470. /* Point to First SVID */
  3471. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3472. /* Search for CORRELATOR for RSP to UNKNOWN */
  3473. while((vlen > 0) && (*correlator == 0))
  3474. {
  3475. switch(rsv->svi)
  3476. {
  3477. case CORRELATOR:
  3478. smctr_set_corr(dev, rsv, correlator);
  3479. break;
  3480. default:
  3481. break;
  3482. }
  3483. vlen -= rsv->svl;
  3484. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3485. }
  3486. return (E_UNRECOGNIZED_VECTOR_ID);
  3487. }
  3488. /*
  3489. * Reset the 825 NIC and exit w:
  3490. * 1. The NIC reset cleared (non-reset state), halted and un-initialized.
  3491. * 2. TINT masked.
  3492. * 3. CBUSY masked.
  3493. * 4. TINT clear.
  3494. * 5. CBUSY clear.
  3495. */
  3496. static int smctr_reset_adapter(struct net_device *dev)
  3497. {
  3498. struct net_local *tp = netdev_priv(dev);
  3499. int ioaddr = dev->base_addr;
  3500. /* Reseting the NIC will put it in a halted and un-initialized state. */ smctr_set_trc_reset(ioaddr);
  3501. mdelay(200); /* ~2 ms */
  3502. smctr_clear_trc_reset(ioaddr);
  3503. mdelay(200); /* ~2 ms */
  3504. /* Remove any latched interrupts that occurred prior to reseting the
  3505. * adapter or possibily caused by line glitches due to the reset.
  3506. */
  3507. outb(tp->trc_mask | CSR_CLRTINT | CSR_CLRCBUSY, ioaddr + CSR);
  3508. return (0);
  3509. }
  3510. static int smctr_restart_tx_chain(struct net_device *dev, short queue)
  3511. {
  3512. struct net_local *tp = netdev_priv(dev);
  3513. int err = 0;
  3514. if(smctr_debug > 10)
  3515. printk(KERN_DEBUG "%s: smctr_restart_tx_chain\n", dev->name);
  3516. if(tp->num_tx_fcbs_used[queue] != 0
  3517. && tp->tx_queue_status[queue] == NOT_TRANSMITING)
  3518. {
  3519. tp->tx_queue_status[queue] = TRANSMITING;
  3520. err = smctr_issue_resume_tx_fcb_cmd(dev, queue);
  3521. }
  3522. return (err);
  3523. }
  3524. static int smctr_ring_status_chg(struct net_device *dev)
  3525. {
  3526. struct net_local *tp = netdev_priv(dev);
  3527. if(smctr_debug > 10)
  3528. printk(KERN_DEBUG "%s: smctr_ring_status_chg\n", dev->name);
  3529. /* Check for ring_status_flag: whenever MONITOR_STATE_BIT
  3530. * Bit is set, check value of monitor_state, only then we
  3531. * enable and start transmit/receive timeout (if and only
  3532. * if it is MS_ACTIVE_MONITOR_STATE or MS_STANDBY_MONITOR_STATE)
  3533. */
  3534. if(tp->ring_status_flags == MONITOR_STATE_CHANGED)
  3535. {
  3536. if((tp->monitor_state == MS_ACTIVE_MONITOR_STATE)
  3537. || (tp->monitor_state == MS_STANDBY_MONITOR_STATE))
  3538. {
  3539. tp->monitor_state_ready = 1;
  3540. }
  3541. else
  3542. {
  3543. /* if adapter is NOT in either active monitor
  3544. * or standby monitor state => Disable
  3545. * transmit/receive timeout.
  3546. */
  3547. tp->monitor_state_ready = 0;
  3548. /* Ring speed problem, switching to auto mode. */
  3549. if(tp->monitor_state == MS_MONITOR_FSM_INACTIVE
  3550. && !tp->cleanup)
  3551. {
  3552. printk(KERN_INFO "%s: Incorrect ring speed switching.\n",
  3553. dev->name);
  3554. smctr_set_ring_speed(dev);
  3555. }
  3556. }
  3557. }
  3558. if(!(tp->ring_status_flags & RING_STATUS_CHANGED))
  3559. return (0);
  3560. switch(tp->ring_status)
  3561. {
  3562. case RING_RECOVERY:
  3563. printk(KERN_INFO "%s: Ring Recovery\n", dev->name);
  3564. tp->current_ring_status |= RING_RECOVERY;
  3565. break;
  3566. case SINGLE_STATION:
  3567. printk(KERN_INFO "%s: Single Statinon\n", dev->name);
  3568. tp->current_ring_status |= SINGLE_STATION;
  3569. break;
  3570. case COUNTER_OVERFLOW:
  3571. printk(KERN_INFO "%s: Counter Overflow\n", dev->name);
  3572. tp->current_ring_status |= COUNTER_OVERFLOW;
  3573. break;
  3574. case REMOVE_RECEIVED:
  3575. printk(KERN_INFO "%s: Remove Received\n", dev->name);
  3576. tp->current_ring_status |= REMOVE_RECEIVED;
  3577. break;
  3578. case AUTO_REMOVAL_ERROR:
  3579. printk(KERN_INFO "%s: Auto Remove Error\n", dev->name);
  3580. tp->current_ring_status |= AUTO_REMOVAL_ERROR;
  3581. break;
  3582. case LOBE_WIRE_FAULT:
  3583. printk(KERN_INFO "%s: Lobe Wire Fault\n", dev->name);
  3584. tp->current_ring_status |= LOBE_WIRE_FAULT;
  3585. break;
  3586. case TRANSMIT_BEACON:
  3587. printk(KERN_INFO "%s: Transmit Beacon\n", dev->name);
  3588. tp->current_ring_status |= TRANSMIT_BEACON;
  3589. break;
  3590. case SOFT_ERROR:
  3591. printk(KERN_INFO "%s: Soft Error\n", dev->name);
  3592. tp->current_ring_status |= SOFT_ERROR;
  3593. break;
  3594. case HARD_ERROR:
  3595. printk(KERN_INFO "%s: Hard Error\n", dev->name);
  3596. tp->current_ring_status |= HARD_ERROR;
  3597. break;
  3598. case SIGNAL_LOSS:
  3599. printk(KERN_INFO "%s: Signal Loss\n", dev->name);
  3600. tp->current_ring_status |= SIGNAL_LOSS;
  3601. break;
  3602. default:
  3603. printk(KERN_INFO "%s: Unknown ring status change\n",
  3604. dev->name);
  3605. break;
  3606. }
  3607. return (0);
  3608. }
  3609. static int smctr_rx_frame(struct net_device *dev)
  3610. {
  3611. struct net_local *tp = netdev_priv(dev);
  3612. __u16 queue, status, rx_size, err = 0;
  3613. __u8 *pbuff;
  3614. if(smctr_debug > 10)
  3615. printk(KERN_DEBUG "%s: smctr_rx_frame\n", dev->name);
  3616. queue = tp->receive_queue_number;
  3617. while((status = tp->rx_fcb_curr[queue]->frame_status) != SUCCESS)
  3618. {
  3619. err = HARDWARE_FAILED;
  3620. if(((status & 0x007f) == 0)
  3621. || ((tp->receive_mask & ACCEPT_ERR_PACKETS) != 0))
  3622. {
  3623. /* frame length less the CRC (4 bytes) + FS (1 byte) */
  3624. rx_size = tp->rx_fcb_curr[queue]->frame_length - 5;
  3625. pbuff = smctr_get_rx_pointer(dev, queue);
  3626. smctr_set_page(dev, pbuff);
  3627. smctr_disable_16bit(dev);
  3628. /* pbuff points to addr within one page */
  3629. pbuff = (__u8 *)PAGE_POINTER(pbuff);
  3630. if(queue == NON_MAC_QUEUE)
  3631. {
  3632. struct sk_buff *skb;
  3633. skb = dev_alloc_skb(rx_size);
  3634. if (skb) {
  3635. skb_put(skb, rx_size);
  3636. memcpy(skb->data, pbuff, rx_size);
  3637. /* Update Counters */
  3638. tp->MacStat.rx_packets++;
  3639. tp->MacStat.rx_bytes += skb->len;
  3640. /* Kick the packet on up. */
  3641. skb->dev = dev;
  3642. skb->protocol = tr_type_trans(skb, dev);
  3643. netif_rx(skb);
  3644. dev->last_rx = jiffies;
  3645. } else {
  3646. }
  3647. }
  3648. else
  3649. smctr_process_rx_packet((MAC_HEADER *)pbuff,
  3650. rx_size, dev, status);
  3651. }
  3652. smctr_enable_16bit(dev);
  3653. smctr_set_page(dev, (__u8 *)tp->ram_access);
  3654. smctr_update_rx_chain(dev, queue);
  3655. if(err != SUCCESS)
  3656. break;
  3657. }
  3658. return (err);
  3659. }
  3660. static int smctr_send_dat(struct net_device *dev)
  3661. {
  3662. struct net_local *tp = netdev_priv(dev);
  3663. unsigned int i, err;
  3664. MAC_HEADER *tmf;
  3665. FCBlock *fcb;
  3666. if(smctr_debug > 10)
  3667. printk(KERN_DEBUG "%s: smctr_send_dat\n", dev->name);
  3668. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE,
  3669. sizeof(MAC_HEADER))) == (FCBlock *)(-1L))
  3670. {
  3671. return (OUT_OF_RESOURCES);
  3672. }
  3673. /* Initialize DAT Data Fields. */
  3674. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3675. tmf->ac = MSB(AC_FC_DAT);
  3676. tmf->fc = LSB(AC_FC_DAT);
  3677. for(i = 0; i < 6; i++)
  3678. {
  3679. tmf->sa[i] = dev->dev_addr[i];
  3680. tmf->da[i] = dev->dev_addr[i];
  3681. }
  3682. tmf->vc = DAT;
  3683. tmf->dc_sc = DC_RS | SC_RS;
  3684. tmf->vl = 4;
  3685. tmf->vl = SWAP_BYTES(tmf->vl);
  3686. /* Start Transmit. */
  3687. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  3688. return (err);
  3689. /* Wait for Transmit to Complete */
  3690. for(i = 0; i < 10000; i++)
  3691. {
  3692. if(fcb->frame_status & FCB_COMMAND_DONE)
  3693. break;
  3694. mdelay(1);
  3695. }
  3696. /* Check if GOOD frame Tx'ed. */
  3697. if(!(fcb->frame_status & FCB_COMMAND_DONE)
  3698. || fcb->frame_status & (FCB_TX_STATUS_E | FCB_TX_AC_BITS))
  3699. {
  3700. return (INITIALIZE_FAILED);
  3701. }
  3702. /* De-allocated Tx FCB and Frame Buffer
  3703. * The FCB must be de-allocated manually if executing with
  3704. * interrupts disabled, other wise the ISR (LM_Service_Events)
  3705. * will de-allocate it when the interrupt occurs.
  3706. */
  3707. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  3708. smctr_update_tx_chain(dev, fcb, MAC_QUEUE);
  3709. return (0);
  3710. }
  3711. static void smctr_timeout(struct net_device *dev)
  3712. {
  3713. /*
  3714. * If we get here, some higher level has decided we are broken.
  3715. * There should really be a "kick me" function call instead.
  3716. *
  3717. * Resetting the token ring adapter takes a long time so just
  3718. * fake transmission time and go on trying. Our own timeout
  3719. * routine is in sktr_timer_chk()
  3720. */
  3721. dev->trans_start = jiffies;
  3722. netif_wake_queue(dev);
  3723. }
  3724. /*
  3725. * Gets skb from system, queues it and checks if it can be sent
  3726. */
  3727. static int smctr_send_packet(struct sk_buff *skb, struct net_device *dev)
  3728. {
  3729. struct net_local *tp = netdev_priv(dev);
  3730. if(smctr_debug > 10)
  3731. printk(KERN_DEBUG "%s: smctr_send_packet\n", dev->name);
  3732. /*
  3733. * Block a transmit overlap
  3734. */
  3735. netif_stop_queue(dev);
  3736. if(tp->QueueSkb == 0)
  3737. return (1); /* Return with tbusy set: queue full */
  3738. tp->QueueSkb--;
  3739. skb_queue_tail(&tp->SendSkbQueue, skb);
  3740. smctr_hardware_send_packet(dev, tp);
  3741. if(tp->QueueSkb > 0)
  3742. netif_wake_queue(dev);
  3743. return (0);
  3744. }
  3745. static int smctr_send_lobe_media_test(struct net_device *dev)
  3746. {
  3747. struct net_local *tp = netdev_priv(dev);
  3748. MAC_SUB_VECTOR *tsv;
  3749. MAC_HEADER *tmf;
  3750. FCBlock *fcb;
  3751. __u32 i;
  3752. int err;
  3753. if(smctr_debug > 15)
  3754. printk(KERN_DEBUG "%s: smctr_send_lobe_media_test\n", dev->name);
  3755. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(struct trh_hdr)
  3756. + S_WRAP_DATA + S_WRAP_DATA)) == (FCBlock *)(-1L))
  3757. {
  3758. return (OUT_OF_RESOURCES);
  3759. }
  3760. /* Initialize DAT Data Fields. */
  3761. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3762. tmf->ac = MSB(AC_FC_LOBE_MEDIA_TEST);
  3763. tmf->fc = LSB(AC_FC_LOBE_MEDIA_TEST);
  3764. for(i = 0; i < 6; i++)
  3765. {
  3766. tmf->da[i] = 0;
  3767. tmf->sa[i] = dev->dev_addr[i];
  3768. }
  3769. tmf->vc = LOBE_MEDIA_TEST;
  3770. tmf->dc_sc = DC_RS | SC_RS;
  3771. tmf->vl = 4;
  3772. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3773. smctr_make_wrap_data(dev, tsv);
  3774. tmf->vl += tsv->svl;
  3775. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3776. smctr_make_wrap_data(dev, tsv);
  3777. tmf->vl += tsv->svl;
  3778. /* Start Transmit. */
  3779. tmf->vl = SWAP_BYTES(tmf->vl);
  3780. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  3781. return (err);
  3782. /* Wait for Transmit to Complete. (10 ms). */
  3783. for(i=0; i < 10000; i++)
  3784. {
  3785. if(fcb->frame_status & FCB_COMMAND_DONE)
  3786. break;
  3787. mdelay(1);
  3788. }
  3789. /* Check if GOOD frame Tx'ed */
  3790. if(!(fcb->frame_status & FCB_COMMAND_DONE)
  3791. || fcb->frame_status & (FCB_TX_STATUS_E | FCB_TX_AC_BITS))
  3792. {
  3793. return (LOBE_MEDIA_TEST_FAILED);
  3794. }
  3795. /* De-allocated Tx FCB and Frame Buffer
  3796. * The FCB must be de-allocated manually if executing with
  3797. * interrupts disabled, other wise the ISR (LM_Service_Events)
  3798. * will de-allocate it when the interrupt occurs.
  3799. */
  3800. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  3801. smctr_update_tx_chain(dev, fcb, MAC_QUEUE);
  3802. return (0);
  3803. }
  3804. static int smctr_send_rpt_addr(struct net_device *dev, MAC_HEADER *rmf,
  3805. __u16 correlator)
  3806. {
  3807. MAC_HEADER *tmf;
  3808. MAC_SUB_VECTOR *tsv;
  3809. FCBlock *fcb;
  3810. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3811. + S_CORRELATOR + S_PHYSICAL_DROP + S_UPSTREAM_NEIGHBOR_ADDRESS
  3812. + S_ADDRESS_MODIFER + S_GROUP_ADDRESS + S_FUNCTIONAL_ADDRESS))
  3813. == (FCBlock *)(-1L))
  3814. {
  3815. return (0);
  3816. }
  3817. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3818. tmf->vc = RPT_ADDR;
  3819. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3820. tmf->vl = 4;
  3821. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_ADDR);
  3822. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3823. smctr_make_corr(dev, tsv, correlator);
  3824. tmf->vl += tsv->svl;
  3825. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3826. smctr_make_phy_drop_num(dev, tsv);
  3827. tmf->vl += tsv->svl;
  3828. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3829. smctr_make_upstream_neighbor_addr(dev, tsv);
  3830. tmf->vl += tsv->svl;
  3831. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3832. smctr_make_addr_mod(dev, tsv);
  3833. tmf->vl += tsv->svl;
  3834. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3835. smctr_make_group_addr(dev, tsv);
  3836. tmf->vl += tsv->svl;
  3837. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3838. smctr_make_funct_addr(dev, tsv);
  3839. tmf->vl += tsv->svl;
  3840. /* Subtract out MVID and MVL which is
  3841. * include in both vl and MAC_HEADER
  3842. */
  3843. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3844. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3845. */
  3846. tmf->vl = SWAP_BYTES(tmf->vl);
  3847. return (smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3848. }
  3849. static int smctr_send_rpt_attch(struct net_device *dev, MAC_HEADER *rmf,
  3850. __u16 correlator)
  3851. {
  3852. MAC_HEADER *tmf;
  3853. MAC_SUB_VECTOR *tsv;
  3854. FCBlock *fcb;
  3855. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3856. + S_CORRELATOR + S_PRODUCT_INSTANCE_ID + S_FUNCTIONAL_ADDRESS
  3857. + S_AUTHORIZED_FUNCTION_CLASS + S_AUTHORIZED_ACCESS_PRIORITY))
  3858. == (FCBlock *)(-1L))
  3859. {
  3860. return (0);
  3861. }
  3862. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3863. tmf->vc = RPT_ATTCH;
  3864. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3865. tmf->vl = 4;
  3866. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_ATTCH);
  3867. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3868. smctr_make_corr(dev, tsv, correlator);
  3869. tmf->vl += tsv->svl;
  3870. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3871. smctr_make_product_id(dev, tsv);
  3872. tmf->vl += tsv->svl;
  3873. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3874. smctr_make_funct_addr(dev, tsv);
  3875. tmf->vl += tsv->svl;
  3876. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3877. smctr_make_auth_funct_class(dev, tsv);
  3878. tmf->vl += tsv->svl;
  3879. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3880. smctr_make_access_pri(dev, tsv);
  3881. tmf->vl += tsv->svl;
  3882. /* Subtract out MVID and MVL which is
  3883. * include in both vl and MAC_HEADER
  3884. */
  3885. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3886. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3887. */
  3888. tmf->vl = SWAP_BYTES(tmf->vl);
  3889. return (smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3890. }
  3891. static int smctr_send_rpt_state(struct net_device *dev, MAC_HEADER *rmf,
  3892. __u16 correlator)
  3893. {
  3894. MAC_HEADER *tmf;
  3895. MAC_SUB_VECTOR *tsv;
  3896. FCBlock *fcb;
  3897. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3898. + S_CORRELATOR + S_RING_STATION_VERSION_NUMBER
  3899. + S_RING_STATION_STATUS + S_STATION_IDENTIFER))
  3900. == (FCBlock *)(-1L))
  3901. {
  3902. return (0);
  3903. }
  3904. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3905. tmf->vc = RPT_STATE;
  3906. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3907. tmf->vl = 4;
  3908. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_STATE);
  3909. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3910. smctr_make_corr(dev, tsv, correlator);
  3911. tmf->vl += tsv->svl;
  3912. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3913. smctr_make_ring_station_version(dev, tsv);
  3914. tmf->vl += tsv->svl;
  3915. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3916. smctr_make_ring_station_status(dev, tsv);
  3917. tmf->vl += tsv->svl;
  3918. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3919. smctr_make_station_id(dev, tsv);
  3920. tmf->vl += tsv->svl;
  3921. /* Subtract out MVID and MVL which is
  3922. * include in both vl and MAC_HEADER
  3923. */
  3924. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3925. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3926. */
  3927. tmf->vl = SWAP_BYTES(tmf->vl);
  3928. return (smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3929. }
  3930. static int smctr_send_rpt_tx_forward(struct net_device *dev,
  3931. MAC_HEADER *rmf, __u16 tx_fstatus)
  3932. {
  3933. MAC_HEADER *tmf;
  3934. MAC_SUB_VECTOR *tsv;
  3935. FCBlock *fcb;
  3936. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3937. + S_TRANSMIT_STATUS_CODE)) == (FCBlock *)(-1L))
  3938. {
  3939. return (0);
  3940. }
  3941. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3942. tmf->vc = RPT_TX_FORWARD;
  3943. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3944. tmf->vl = 4;
  3945. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_TX_FORWARD);
  3946. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3947. smctr_make_tx_status_code(dev, tsv, tx_fstatus);
  3948. tmf->vl += tsv->svl;
  3949. /* Subtract out MVID and MVL which is
  3950. * include in both vl and MAC_HEADER
  3951. */
  3952. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3953. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3954. */
  3955. tmf->vl = SWAP_BYTES(tmf->vl);
  3956. return(smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3957. }
  3958. static int smctr_send_rsp(struct net_device *dev, MAC_HEADER *rmf,
  3959. __u16 rcode, __u16 correlator)
  3960. {
  3961. MAC_HEADER *tmf;
  3962. MAC_SUB_VECTOR *tsv;
  3963. FCBlock *fcb;
  3964. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3965. + S_CORRELATOR + S_RESPONSE_CODE)) == (FCBlock *)(-1L))
  3966. {
  3967. return (0);
  3968. }
  3969. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3970. tmf->vc = RSP;
  3971. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3972. tmf->vl = 4;
  3973. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RSP);
  3974. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3975. smctr_make_corr(dev, tsv, correlator);
  3976. return (0);
  3977. }
  3978. static int smctr_send_rq_init(struct net_device *dev)
  3979. {
  3980. struct net_local *tp = netdev_priv(dev);
  3981. MAC_HEADER *tmf;
  3982. MAC_SUB_VECTOR *tsv;
  3983. FCBlock *fcb;
  3984. unsigned int i, count = 0;
  3985. __u16 fstatus;
  3986. int err;
  3987. do {
  3988. if(((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3989. + S_PRODUCT_INSTANCE_ID + S_UPSTREAM_NEIGHBOR_ADDRESS
  3990. + S_RING_STATION_VERSION_NUMBER + S_ADDRESS_MODIFER))
  3991. == (FCBlock *)(-1L)))
  3992. {
  3993. return (0);
  3994. }
  3995. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3996. tmf->vc = RQ_INIT;
  3997. tmf->dc_sc = DC_RPS | SC_RS;
  3998. tmf->vl = 4;
  3999. smctr_make_8025_hdr(dev, NULL, tmf, AC_FC_RQ_INIT);
  4000. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  4001. smctr_make_product_id(dev, tsv);
  4002. tmf->vl += tsv->svl;
  4003. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  4004. smctr_make_upstream_neighbor_addr(dev, tsv);
  4005. tmf->vl += tsv->svl;
  4006. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  4007. smctr_make_ring_station_version(dev, tsv);
  4008. tmf->vl += tsv->svl;
  4009. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  4010. smctr_make_addr_mod(dev, tsv);
  4011. tmf->vl += tsv->svl;
  4012. /* Subtract out MVID and MVL which is
  4013. * include in both vl and MAC_HEADER
  4014. */
  4015. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  4016. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  4017. */
  4018. tmf->vl = SWAP_BYTES(tmf->vl);
  4019. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  4020. return (err);
  4021. /* Wait for Transmit to Complete */
  4022. for(i = 0; i < 10000; i++)
  4023. {
  4024. if(fcb->frame_status & FCB_COMMAND_DONE)
  4025. break;
  4026. mdelay(1);
  4027. }
  4028. /* Check if GOOD frame Tx'ed */
  4029. fstatus = fcb->frame_status;
  4030. if(!(fstatus & FCB_COMMAND_DONE))
  4031. return (HARDWARE_FAILED);
  4032. if(!(fstatus & FCB_TX_STATUS_E))
  4033. count++;
  4034. /* De-allocated Tx FCB and Frame Buffer
  4035. * The FCB must be de-allocated manually if executing with
  4036. * interrupts disabled, other wise the ISR (LM_Service_Events)
  4037. * will de-allocate it when the interrupt occurs.
  4038. */
  4039. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  4040. smctr_update_tx_chain(dev, fcb, MAC_QUEUE);
  4041. } while(count < 4 && ((fstatus & FCB_TX_AC_BITS) ^ FCB_TX_AC_BITS));
  4042. return (smctr_join_complete_state(dev));
  4043. }
  4044. static int smctr_send_tx_forward(struct net_device *dev, MAC_HEADER *rmf,
  4045. __u16 *tx_fstatus)
  4046. {
  4047. struct net_local *tp = netdev_priv(dev);
  4048. FCBlock *fcb;
  4049. unsigned int i;
  4050. int err;
  4051. /* Check if this is the END POINT of the Transmit Forward Chain. */
  4052. if(rmf->vl <= 18)
  4053. return (0);
  4054. /* Allocate Transmit FCB only by requesting 0 bytes
  4055. * of data buffer.
  4056. */
  4057. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, 0)) == (FCBlock *)(-1L))
  4058. return (0);
  4059. /* Set pointer to Transmit Frame Buffer to the data
  4060. * portion of the received TX Forward frame, making
  4061. * sure to skip over the Vector Code (vc) and Vector
  4062. * length (vl).
  4063. */
  4064. fcb->bdb_ptr->trc_data_block_ptr = TRC_POINTER((__u32)rmf
  4065. + sizeof(MAC_HEADER) + 2);
  4066. fcb->bdb_ptr->data_block_ptr = (__u16 *)((__u32)rmf
  4067. + sizeof(MAC_HEADER) + 2);
  4068. fcb->frame_length = rmf->vl - 4 - 2;
  4069. fcb->bdb_ptr->buffer_length = rmf->vl - 4 - 2;
  4070. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  4071. return (err);
  4072. /* Wait for Transmit to Complete */
  4073. for(i = 0; i < 10000; i++)
  4074. {
  4075. if(fcb->frame_status & FCB_COMMAND_DONE)
  4076. break;
  4077. mdelay(1);
  4078. }
  4079. /* Check if GOOD frame Tx'ed */
  4080. if(!(fcb->frame_status & FCB_COMMAND_DONE))
  4081. {
  4082. if((err = smctr_issue_resume_tx_fcb_cmd(dev, MAC_QUEUE)))
  4083. return (err);
  4084. for(i = 0; i < 10000; i++)
  4085. {
  4086. if(fcb->frame_status & FCB_COMMAND_DONE)
  4087. break;
  4088. mdelay(1);
  4089. }
  4090. if(!(fcb->frame_status & FCB_COMMAND_DONE))
  4091. return (HARDWARE_FAILED);
  4092. }
  4093. *tx_fstatus = fcb->frame_status;
  4094. return (A_FRAME_WAS_FORWARDED);
  4095. }
  4096. static int smctr_set_auth_access_pri(struct net_device *dev,
  4097. MAC_SUB_VECTOR *rsv)
  4098. {
  4099. struct net_local *tp = netdev_priv(dev);
  4100. if(rsv->svl != S_AUTHORIZED_ACCESS_PRIORITY)
  4101. return (E_SUB_VECTOR_LENGTH_ERROR);
  4102. tp->authorized_access_priority = (rsv->svv[0] << 8 | rsv->svv[1]);
  4103. return (POSITIVE_ACK);
  4104. }
  4105. static int smctr_set_auth_funct_class(struct net_device *dev,
  4106. MAC_SUB_VECTOR *rsv)
  4107. {
  4108. struct net_local *tp = netdev_priv(dev);
  4109. if(rsv->svl != S_AUTHORIZED_FUNCTION_CLASS)
  4110. return (E_SUB_VECTOR_LENGTH_ERROR);
  4111. tp->authorized_function_classes = (rsv->svv[0] << 8 | rsv->svv[1]);
  4112. return (POSITIVE_ACK);
  4113. }
  4114. static int smctr_set_corr(struct net_device *dev, MAC_SUB_VECTOR *rsv,
  4115. __u16 *correlator)
  4116. {
  4117. if(rsv->svl != S_CORRELATOR)
  4118. return (E_SUB_VECTOR_LENGTH_ERROR);
  4119. *correlator = (rsv->svv[0] << 8 | rsv->svv[1]);
  4120. return (POSITIVE_ACK);
  4121. }
  4122. static int smctr_set_error_timer_value(struct net_device *dev,
  4123. MAC_SUB_VECTOR *rsv)
  4124. {
  4125. __u16 err_tval;
  4126. int err;
  4127. if(rsv->svl != S_ERROR_TIMER_VALUE)
  4128. return (E_SUB_VECTOR_LENGTH_ERROR);
  4129. err_tval = (rsv->svv[0] << 8 | rsv->svv[1])*10;
  4130. smctr_issue_write_word_cmd(dev, RW_TER_THRESHOLD, &err_tval);
  4131. if((err = smctr_wait_cmd(dev)))
  4132. return (err);
  4133. return (POSITIVE_ACK);
  4134. }
  4135. static int smctr_set_frame_forward(struct net_device *dev,
  4136. MAC_SUB_VECTOR *rsv, __u8 dc_sc)
  4137. {
  4138. if((rsv->svl < 2) || (rsv->svl > S_FRAME_FORWARD))
  4139. return (E_SUB_VECTOR_LENGTH_ERROR);
  4140. if((dc_sc & DC_MASK) != DC_CRS)
  4141. {
  4142. if(rsv->svl >= 2 && rsv->svl < 20)
  4143. return (E_TRANSMIT_FORWARD_INVALID);
  4144. if((rsv->svv[0] != 0) || (rsv->svv[1] != 0))
  4145. return (E_TRANSMIT_FORWARD_INVALID);
  4146. }
  4147. return (POSITIVE_ACK);
  4148. }
  4149. static int smctr_set_local_ring_num(struct net_device *dev,
  4150. MAC_SUB_VECTOR *rsv)
  4151. {
  4152. struct net_local *tp = netdev_priv(dev);
  4153. if(rsv->svl != S_LOCAL_RING_NUMBER)
  4154. return (E_SUB_VECTOR_LENGTH_ERROR);
  4155. if(tp->ptr_local_ring_num)
  4156. *(__u16 *)(tp->ptr_local_ring_num)
  4157. = (rsv->svv[0] << 8 | rsv->svv[1]);
  4158. return (POSITIVE_ACK);
  4159. }
  4160. static unsigned short smctr_set_ctrl_attention(struct net_device *dev)
  4161. {
  4162. struct net_local *tp = netdev_priv(dev);
  4163. int ioaddr = dev->base_addr;
  4164. if(tp->bic_type == BIC_585_CHIP)
  4165. outb((tp->trc_mask | HWR_CA), ioaddr + HWR);
  4166. else
  4167. {
  4168. outb((tp->trc_mask | CSR_CA), ioaddr + CSR);
  4169. outb(tp->trc_mask, ioaddr + CSR);
  4170. }
  4171. return (0);
  4172. }
  4173. static void smctr_set_multicast_list(struct net_device *dev)
  4174. {
  4175. if(smctr_debug > 10)
  4176. printk(KERN_DEBUG "%s: smctr_set_multicast_list\n", dev->name);
  4177. return;
  4178. }
  4179. static int smctr_set_page(struct net_device *dev, __u8 *buf)
  4180. {
  4181. struct net_local *tp = netdev_priv(dev);
  4182. __u8 amask;
  4183. __u32 tptr;
  4184. tptr = (__u32)buf - (__u32)tp->ram_access;
  4185. amask = (__u8)((tptr & PR_PAGE_MASK) >> 8);
  4186. outb(amask, dev->base_addr + PR);
  4187. return (0);
  4188. }
  4189. static int smctr_set_phy_drop(struct net_device *dev, MAC_SUB_VECTOR *rsv)
  4190. {
  4191. int err;
  4192. if(rsv->svl != S_PHYSICAL_DROP)
  4193. return (E_SUB_VECTOR_LENGTH_ERROR);
  4194. smctr_issue_write_byte_cmd(dev, RW_PHYSICAL_DROP_NUMBER, &rsv->svv[0]);
  4195. if((err = smctr_wait_cmd(dev)))
  4196. return (err);
  4197. return (POSITIVE_ACK);
  4198. }
  4199. /* Reset the ring speed to the opposite of what it was. This auto-pilot
  4200. * mode requires a complete reset and re-init of the adapter.
  4201. */
  4202. static int smctr_set_ring_speed(struct net_device *dev)
  4203. {
  4204. struct net_local *tp = netdev_priv(dev);
  4205. int err;
  4206. if(tp->media_type == MEDIA_UTP_16)
  4207. tp->media_type = MEDIA_UTP_4;
  4208. else
  4209. tp->media_type = MEDIA_UTP_16;
  4210. smctr_enable_16bit(dev);
  4211. /* Re-Initialize adapter's internal registers */
  4212. smctr_reset_adapter(dev);
  4213. if((err = smctr_init_card_real(dev)))
  4214. return (err);
  4215. smctr_enable_bic_int(dev);
  4216. if((err = smctr_issue_enable_int_cmd(dev, TRC_INTERRUPT_ENABLE_MASK)))
  4217. return (err);
  4218. smctr_disable_16bit(dev);
  4219. return (0);
  4220. }
  4221. static int smctr_set_rx_look_ahead(struct net_device *dev)
  4222. {
  4223. struct net_local *tp = netdev_priv(dev);
  4224. __u16 sword, rword;
  4225. if(smctr_debug > 10)
  4226. printk(KERN_DEBUG "%s: smctr_set_rx_look_ahead_flag\n", dev->name);
  4227. tp->adapter_flags &= ~(FORCED_16BIT_MODE);
  4228. tp->adapter_flags |= RX_VALID_LOOKAHEAD;
  4229. if(tp->adapter_bus == BUS_ISA16_TYPE)
  4230. {
  4231. sword = *((__u16 *)(tp->ram_access));
  4232. *((__u16 *)(tp->ram_access)) = 0x1234;
  4233. smctr_disable_16bit(dev);
  4234. rword = *((__u16 *)(tp->ram_access));
  4235. smctr_enable_16bit(dev);
  4236. if(rword != 0x1234)
  4237. tp->adapter_flags |= FORCED_16BIT_MODE;
  4238. *((__u16 *)(tp->ram_access)) = sword;
  4239. }
  4240. return (0);
  4241. }
  4242. static int smctr_set_trc_reset(int ioaddr)
  4243. {
  4244. __u8 r;
  4245. r = inb(ioaddr + MSR);
  4246. outb(MSR_RST | r, ioaddr + MSR);
  4247. return (0);
  4248. }
  4249. /*
  4250. * This function can be called if the adapter is busy or not.
  4251. */
  4252. static int smctr_setup_single_cmd(struct net_device *dev,
  4253. __u16 command, __u16 subcommand)
  4254. {
  4255. struct net_local *tp = netdev_priv(dev);
  4256. unsigned int err;
  4257. if(smctr_debug > 10)
  4258. printk(KERN_DEBUG "%s: smctr_setup_single_cmd\n", dev->name);
  4259. if((err = smctr_wait_while_cbusy(dev)))
  4260. return (err);
  4261. if((err = (unsigned int)smctr_wait_cmd(dev)))
  4262. return (err);
  4263. tp->acb_head->cmd_done_status = 0;
  4264. tp->acb_head->cmd = command;
  4265. tp->acb_head->subcmd = subcommand;
  4266. err = smctr_issue_resume_acb_cmd(dev);
  4267. return (err);
  4268. }
  4269. /*
  4270. * This function can not be called with the adapter busy.
  4271. */
  4272. static int smctr_setup_single_cmd_w_data(struct net_device *dev,
  4273. __u16 command, __u16 subcommand)
  4274. {
  4275. struct net_local *tp = netdev_priv(dev);
  4276. tp->acb_head->cmd_done_status = ACB_COMMAND_NOT_DONE;
  4277. tp->acb_head->cmd = command;
  4278. tp->acb_head->subcmd = subcommand;
  4279. tp->acb_head->data_offset_lo
  4280. = (__u16)TRC_POINTER(tp->misc_command_data);
  4281. return(smctr_issue_resume_acb_cmd(dev));
  4282. }
  4283. static char *smctr_malloc(struct net_device *dev, __u16 size)
  4284. {
  4285. struct net_local *tp = netdev_priv(dev);
  4286. char *m;
  4287. m = (char *)(tp->ram_access + tp->sh_mem_used);
  4288. tp->sh_mem_used += (__u32)size;
  4289. return (m);
  4290. }
  4291. static int smctr_status_chg(struct net_device *dev)
  4292. {
  4293. struct net_local *tp = netdev_priv(dev);
  4294. if(smctr_debug > 10)
  4295. printk(KERN_DEBUG "%s: smctr_status_chg\n", dev->name);
  4296. switch(tp->status)
  4297. {
  4298. case OPEN:
  4299. break;
  4300. case CLOSED:
  4301. break;
  4302. /* Interrupt driven open() completion. XXX */
  4303. case INITIALIZED:
  4304. tp->group_address_0 = 0;
  4305. tp->group_address[0] = 0;
  4306. tp->group_address[1] = 0;
  4307. tp->functional_address_0 = 0;
  4308. tp->functional_address[0] = 0;
  4309. tp->functional_address[1] = 0;
  4310. smctr_open_tr(dev);
  4311. break;
  4312. default:
  4313. printk(KERN_INFO "%s: status change unknown %x\n",
  4314. dev->name, tp->status);
  4315. break;
  4316. }
  4317. return (0);
  4318. }
  4319. static int smctr_trc_send_packet(struct net_device *dev, FCBlock *fcb,
  4320. __u16 queue)
  4321. {
  4322. struct net_local *tp = netdev_priv(dev);
  4323. int err = 0;
  4324. if(smctr_debug > 10)
  4325. printk(KERN_DEBUG "%s: smctr_trc_send_packet\n", dev->name);
  4326. fcb->info = FCB_CHAIN_END | FCB_ENABLE_TFS;
  4327. if(tp->num_tx_fcbs[queue] != 1)
  4328. fcb->back_ptr->info = FCB_INTERRUPT_ENABLE | FCB_ENABLE_TFS;
  4329. if(tp->tx_queue_status[queue] == NOT_TRANSMITING)
  4330. {
  4331. tp->tx_queue_status[queue] = TRANSMITING;
  4332. err = smctr_issue_resume_tx_fcb_cmd(dev, queue);
  4333. }
  4334. return (err);
  4335. }
  4336. static __u16 smctr_tx_complete(struct net_device *dev, __u16 queue)
  4337. {
  4338. struct net_local *tp = netdev_priv(dev);
  4339. __u16 status, err = 0;
  4340. int cstatus;
  4341. if(smctr_debug > 10)
  4342. printk(KERN_DEBUG "%s: smctr_tx_complete\n", dev->name);
  4343. while((status = tp->tx_fcb_end[queue]->frame_status) != SUCCESS)
  4344. {
  4345. if(status & 0x7e00 )
  4346. {
  4347. err = HARDWARE_FAILED;
  4348. break;
  4349. }
  4350. if((err = smctr_update_tx_chain(dev, tp->tx_fcb_end[queue],
  4351. queue)) != SUCCESS)
  4352. break;
  4353. smctr_disable_16bit(dev);
  4354. if(tp->mode_bits & UMAC)
  4355. {
  4356. if(!(status & (FCB_TX_STATUS_AR1 | FCB_TX_STATUS_AR2)))
  4357. cstatus = NO_SUCH_DESTINATION;
  4358. else
  4359. {
  4360. if(!(status & (FCB_TX_STATUS_CR1 | FCB_TX_STATUS_CR2)))
  4361. cstatus = DEST_OUT_OF_RESOURCES;
  4362. else
  4363. {
  4364. if(status & FCB_TX_STATUS_E)
  4365. cstatus = MAX_COLLISIONS;
  4366. else
  4367. cstatus = SUCCESS;
  4368. }
  4369. }
  4370. }
  4371. else
  4372. cstatus = SUCCESS;
  4373. if(queue == BUG_QUEUE)
  4374. err = SUCCESS;
  4375. smctr_enable_16bit(dev);
  4376. if(err != SUCCESS)
  4377. break;
  4378. }
  4379. return (err);
  4380. }
  4381. static unsigned short smctr_tx_move_frame(struct net_device *dev,
  4382. struct sk_buff *skb, __u8 *pbuff, unsigned int bytes)
  4383. {
  4384. struct net_local *tp = netdev_priv(dev);
  4385. unsigned int ram_usable;
  4386. __u32 flen, len, offset = 0;
  4387. __u8 *frag, *page;
  4388. if(smctr_debug > 10)
  4389. printk(KERN_DEBUG "%s: smctr_tx_move_frame\n", dev->name);
  4390. ram_usable = ((unsigned int)tp->ram_usable) << 10;
  4391. frag = skb->data;
  4392. flen = skb->len;
  4393. while(flen > 0 && bytes > 0)
  4394. {
  4395. smctr_set_page(dev, pbuff);
  4396. offset = SMC_PAGE_OFFSET(pbuff);
  4397. if(offset + flen > ram_usable)
  4398. len = ram_usable - offset;
  4399. else
  4400. len = flen;
  4401. if(len > bytes)
  4402. len = bytes;
  4403. page = (char *) (offset + tp->ram_access);
  4404. memcpy(page, frag, len);
  4405. flen -=len;
  4406. bytes -= len;
  4407. frag += len;
  4408. pbuff += len;
  4409. }
  4410. return (0);
  4411. }
  4412. /* Update the error statistic counters for this adapter. */
  4413. static int smctr_update_err_stats(struct net_device *dev)
  4414. {
  4415. struct net_local *tp = netdev_priv(dev);
  4416. struct tr_statistics *tstat = &tp->MacStat;
  4417. if(tstat->internal_errors)
  4418. tstat->internal_errors
  4419. += *(tp->misc_command_data + 0) & 0x00ff;
  4420. if(tstat->line_errors)
  4421. tstat->line_errors += *(tp->misc_command_data + 0) >> 8;
  4422. if(tstat->A_C_errors)
  4423. tstat->A_C_errors += *(tp->misc_command_data + 1) & 0x00ff;
  4424. if(tstat->burst_errors)
  4425. tstat->burst_errors += *(tp->misc_command_data + 1) >> 8;
  4426. if(tstat->abort_delimiters)
  4427. tstat->abort_delimiters += *(tp->misc_command_data + 2) >> 8;
  4428. if(tstat->recv_congest_count)
  4429. tstat->recv_congest_count
  4430. += *(tp->misc_command_data + 3) & 0x00ff;
  4431. if(tstat->lost_frames)
  4432. tstat->lost_frames
  4433. += *(tp->misc_command_data + 3) >> 8;
  4434. if(tstat->frequency_errors)
  4435. tstat->frequency_errors += *(tp->misc_command_data + 4) & 0x00ff;
  4436. if(tstat->frame_copied_errors)
  4437. tstat->frame_copied_errors
  4438. += *(tp->misc_command_data + 4) >> 8;
  4439. if(tstat->token_errors)
  4440. tstat->token_errors += *(tp->misc_command_data + 5) >> 8;
  4441. return (0);
  4442. }
  4443. static int smctr_update_rx_chain(struct net_device *dev, __u16 queue)
  4444. {
  4445. struct net_local *tp = netdev_priv(dev);
  4446. FCBlock *fcb;
  4447. BDBlock *bdb;
  4448. __u16 size, len;
  4449. fcb = tp->rx_fcb_curr[queue];
  4450. len = fcb->frame_length;
  4451. fcb->frame_status = 0;
  4452. fcb->info = FCB_CHAIN_END;
  4453. fcb->back_ptr->info = FCB_WARNING;
  4454. tp->rx_fcb_curr[queue] = tp->rx_fcb_curr[queue]->next_ptr;
  4455. /* update RX BDBs */
  4456. size = (len >> RX_BDB_SIZE_SHIFT);
  4457. if(len & RX_DATA_BUFFER_SIZE_MASK)
  4458. size += sizeof(BDBlock);
  4459. size &= (~RX_BDB_SIZE_MASK);
  4460. /* check if wrap around */
  4461. bdb = (BDBlock *)((__u32)(tp->rx_bdb_curr[queue]) + (__u32)(size));
  4462. if((__u32)bdb >= (__u32)tp->rx_bdb_end[queue])
  4463. {
  4464. bdb = (BDBlock *)((__u32)(tp->rx_bdb_head[queue])
  4465. + (__u32)(bdb) - (__u32)(tp->rx_bdb_end[queue]));
  4466. }
  4467. bdb->back_ptr->info = BDB_CHAIN_END;
  4468. tp->rx_bdb_curr[queue]->back_ptr->info = BDB_NOT_CHAIN_END;
  4469. tp->rx_bdb_curr[queue] = bdb;
  4470. return (0);
  4471. }
  4472. static int smctr_update_tx_chain(struct net_device *dev, FCBlock *fcb,
  4473. __u16 queue)
  4474. {
  4475. struct net_local *tp = netdev_priv(dev);
  4476. if(smctr_debug > 20)
  4477. printk(KERN_DEBUG "smctr_update_tx_chain\n");
  4478. if(tp->num_tx_fcbs_used[queue] <= 0)
  4479. return (HARDWARE_FAILED);
  4480. else
  4481. {
  4482. if(tp->tx_buff_used[queue] < fcb->memory_alloc)
  4483. {
  4484. tp->tx_buff_used[queue] = 0;
  4485. return (HARDWARE_FAILED);
  4486. }
  4487. tp->tx_buff_used[queue] -= fcb->memory_alloc;
  4488. /* if all transmit buffer are cleared
  4489. * need to set the tx_buff_curr[] to tx_buff_head[]
  4490. * otherwise, tx buffer will be segregate and cannot
  4491. * accommodate and buffer greater than (curr - head) and
  4492. * (end - curr) since we do not allow wrap around allocation.
  4493. */
  4494. if(tp->tx_buff_used[queue] == 0)
  4495. tp->tx_buff_curr[queue] = tp->tx_buff_head[queue];
  4496. tp->num_tx_fcbs_used[queue]--;
  4497. fcb->frame_status = 0;
  4498. tp->tx_fcb_end[queue] = fcb->next_ptr;
  4499. netif_wake_queue(dev);
  4500. return (0);
  4501. }
  4502. }
  4503. static int smctr_wait_cmd(struct net_device *dev)
  4504. {
  4505. struct net_local *tp = netdev_priv(dev);
  4506. unsigned int loop_count = 0x20000;
  4507. if(smctr_debug > 10)
  4508. printk(KERN_DEBUG "%s: smctr_wait_cmd\n", dev->name);
  4509. while(loop_count)
  4510. {
  4511. if(tp->acb_head->cmd_done_status & ACB_COMMAND_DONE)
  4512. break;
  4513. udelay(1);
  4514. loop_count--;
  4515. }
  4516. if(loop_count == 0)
  4517. return(HARDWARE_FAILED);
  4518. if(tp->acb_head->cmd_done_status & 0xff)
  4519. return(HARDWARE_FAILED);
  4520. return (0);
  4521. }
  4522. static int smctr_wait_while_cbusy(struct net_device *dev)
  4523. {
  4524. struct net_local *tp = netdev_priv(dev);
  4525. unsigned int timeout = 0x20000;
  4526. int ioaddr = dev->base_addr;
  4527. __u8 r;
  4528. if(tp->bic_type == BIC_585_CHIP)
  4529. {
  4530. while(timeout)
  4531. {
  4532. r = inb(ioaddr + HWR);
  4533. if((r & HWR_CBUSY) == 0)
  4534. break;
  4535. timeout--;
  4536. }
  4537. }
  4538. else
  4539. {
  4540. while(timeout)
  4541. {
  4542. r = inb(ioaddr + CSR);
  4543. if((r & CSR_CBUSY) == 0)
  4544. break;
  4545. timeout--;
  4546. }
  4547. }
  4548. if(timeout)
  4549. return (0);
  4550. else
  4551. return (HARDWARE_FAILED);
  4552. }
  4553. #ifdef MODULE
  4554. static struct net_device* dev_smctr[SMCTR_MAX_ADAPTERS];
  4555. static int io[SMCTR_MAX_ADAPTERS];
  4556. static int irq[SMCTR_MAX_ADAPTERS];
  4557. MODULE_LICENSE("GPL");
  4558. module_param_array(io, int, NULL, 0);
  4559. module_param_array(irq, int, NULL, 0);
  4560. module_param(ringspeed, int, 0);
  4561. static struct net_device * __init setup_card(int n)
  4562. {
  4563. struct net_device *dev = alloc_trdev(sizeof(struct net_local));
  4564. int err;
  4565. if (!dev)
  4566. return ERR_PTR(-ENOMEM);
  4567. dev->irq = irq[n];
  4568. err = smctr_probe1(dev, io[n]);
  4569. if (err)
  4570. goto out;
  4571. err = register_netdev(dev);
  4572. if (err)
  4573. goto out1;
  4574. return dev;
  4575. out1:
  4576. #ifdef CONFIG_MCA_LEGACY
  4577. { struct net_local *tp = netdev_priv(dev);
  4578. if (tp->slot_num)
  4579. mca_mark_as_unused(tp->slot_num);
  4580. }
  4581. #endif
  4582. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  4583. free_irq(dev->irq, dev);
  4584. out:
  4585. free_netdev(dev);
  4586. return ERR_PTR(err);
  4587. }
  4588. int __init init_module(void)
  4589. {
  4590. int i, found = 0;
  4591. struct net_device *dev;
  4592. for(i = 0; i < SMCTR_MAX_ADAPTERS; i++) {
  4593. dev = io[0]? setup_card(i) : smctr_probe(-1);
  4594. if (!IS_ERR(dev)) {
  4595. ++found;
  4596. dev_smctr[i] = dev;
  4597. }
  4598. }
  4599. return found ? 0 : -ENODEV;
  4600. }
  4601. void cleanup_module(void)
  4602. {
  4603. int i;
  4604. for(i = 0; i < SMCTR_MAX_ADAPTERS; i++) {
  4605. struct net_device *dev = dev_smctr[i];
  4606. if (dev) {
  4607. unregister_netdev(dev);
  4608. #ifdef CONFIG_MCA_LEGACY
  4609. { struct net_local *tp = netdev_priv(dev);
  4610. if (tp->slot_num)
  4611. mca_mark_as_unused(tp->slot_num);
  4612. }
  4613. #endif
  4614. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  4615. if (dev->irq)
  4616. free_irq(dev->irq, dev);
  4617. free_netdev(dev);
  4618. }
  4619. }
  4620. }
  4621. #endif /* MODULE */