mrst.h 1.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445
  1. /*
  2. * mrst.h: Intel Moorestown platform specific setup code
  3. *
  4. * (C) Copyright 2009 Intel Corporation
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * as published by the Free Software Foundation; version 2
  9. * of the License.
  10. */
  11. #ifndef _ASM_X86_MRST_H
  12. #define _ASM_X86_MRST_H
  13. extern int pci_mrst_init(void);
  14. int __init sfi_parse_mrtc(struct sfi_table_header *table);
  15. /*
  16. * Medfield is the follow-up of Moorestown, it combines two chip solution into
  17. * one. Other than that it also added always-on and constant tsc and lapic
  18. * timers. Medfield is the platform name, and the chip name is called Penwell
  19. * we treat Medfield/Penwell as a variant of Moorestown. Penwell can be
  20. * identified via MSRs.
  21. */
  22. enum mrst_cpu_type {
  23. MRST_CPU_CHIP_LINCROFT = 1,
  24. MRST_CPU_CHIP_PENWELL,
  25. };
  26. extern enum mrst_cpu_type __mrst_cpu_chip;
  27. static enum mrst_cpu_type mrst_identify_cpu(void)
  28. {
  29. return __mrst_cpu_chip;
  30. }
  31. enum mrst_timer_options {
  32. MRST_TIMER_DEFAULT,
  33. MRST_TIMER_APBT_ONLY,
  34. MRST_TIMER_LAPIC_APBT,
  35. };
  36. extern enum mrst_timer_options mrst_timer_options;
  37. #define SFI_MTMR_MAX_NUM 8
  38. #define SFI_MRTC_MAX 8
  39. #endif /* _ASM_X86_MRST_H */