ath.h 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167
  1. /*
  2. * Copyright (c) 2008-2009 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #ifndef ATH_H
  17. #define ATH_H
  18. #include <linux/skbuff.h>
  19. #include <linux/if_ether.h>
  20. #include <net/mac80211.h>
  21. /*
  22. * The key cache is used for h/w cipher state and also for
  23. * tracking station state such as the current tx antenna.
  24. * We also setup a mapping table between key cache slot indices
  25. * and station state to short-circuit node lookups on rx.
  26. * Different parts have different size key caches. We handle
  27. * up to ATH_KEYMAX entries (could dynamically allocate state).
  28. */
  29. #define ATH_KEYMAX 128 /* max key cache size we handle */
  30. static const u8 ath_bcast_mac[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff};
  31. struct ath_ani {
  32. bool caldone;
  33. unsigned int longcal_timer;
  34. unsigned int shortcal_timer;
  35. unsigned int resetcal_timer;
  36. unsigned int checkani_timer;
  37. struct timer_list timer;
  38. };
  39. enum ath_device_state {
  40. ATH_HW_UNAVAILABLE,
  41. ATH_HW_INITIALIZED,
  42. };
  43. enum ath_bus_type {
  44. ATH_PCI,
  45. ATH_AHB,
  46. ATH_USB,
  47. };
  48. struct reg_dmn_pair_mapping {
  49. u16 regDmnEnum;
  50. u16 reg_5ghz_ctl;
  51. u16 reg_2ghz_ctl;
  52. };
  53. struct ath_regulatory {
  54. char alpha2[2];
  55. u16 country_code;
  56. u16 max_power_level;
  57. u32 tp_scale;
  58. u16 current_rd;
  59. u16 current_rd_ext;
  60. int16_t power_limit;
  61. struct reg_dmn_pair_mapping *regpair;
  62. };
  63. enum ath_crypt_caps {
  64. ATH_CRYPT_CAP_CIPHER_AESCCM = BIT(0),
  65. ATH_CRYPT_CAP_MIC_COMBINED = BIT(1),
  66. };
  67. struct ath_keyval {
  68. u8 kv_type;
  69. u8 kv_pad;
  70. u16 kv_len;
  71. u8 kv_val[16]; /* TK */
  72. u8 kv_mic[8]; /* Michael MIC key */
  73. u8 kv_txmic[8]; /* Michael MIC TX key (used only if the hardware
  74. * supports both MIC keys in the same key cache entry;
  75. * in that case, kv_mic is the RX key) */
  76. };
  77. enum ath_cipher {
  78. ATH_CIPHER_WEP = 0,
  79. ATH_CIPHER_AES_OCB = 1,
  80. ATH_CIPHER_AES_CCM = 2,
  81. ATH_CIPHER_CKIP = 3,
  82. ATH_CIPHER_TKIP = 4,
  83. ATH_CIPHER_CLR = 5,
  84. ATH_CIPHER_MIC = 127
  85. };
  86. /**
  87. * struct ath_ops - Register read/write operations
  88. *
  89. * @read: Register read
  90. * @write: Register write
  91. * @enable_write_buffer: Enable multiple register writes
  92. * @disable_write_buffer: Disable multiple register writes
  93. * @write_flush: Flush buffered register writes
  94. */
  95. struct ath_ops {
  96. unsigned int (*read)(void *, u32 reg_offset);
  97. void (*write)(void *, u32 val, u32 reg_offset);
  98. void (*enable_write_buffer)(void *);
  99. void (*disable_write_buffer)(void *);
  100. void (*write_flush) (void *);
  101. };
  102. struct ath_common;
  103. struct ath_bus_ops {
  104. enum ath_bus_type ath_bus_type;
  105. void (*read_cachesize)(struct ath_common *common, int *csz);
  106. bool (*eeprom_read)(struct ath_common *common, u32 off, u16 *data);
  107. void (*bt_coex_prep)(struct ath_common *common);
  108. };
  109. struct ath_common {
  110. void *ah;
  111. void *priv;
  112. struct ieee80211_hw *hw;
  113. int debug_mask;
  114. enum ath_device_state state;
  115. struct ath_ani ani;
  116. u16 cachelsz;
  117. u16 curaid;
  118. u8 macaddr[ETH_ALEN];
  119. u8 curbssid[ETH_ALEN];
  120. u8 bssidmask[ETH_ALEN];
  121. u8 tx_chainmask;
  122. u8 rx_chainmask;
  123. u32 rx_bufsize;
  124. u32 keymax;
  125. DECLARE_BITMAP(keymap, ATH_KEYMAX);
  126. DECLARE_BITMAP(tkip_keymap, ATH_KEYMAX);
  127. enum ath_crypt_caps crypt_caps;
  128. struct ath_regulatory regulatory;
  129. const struct ath_ops *ops;
  130. const struct ath_bus_ops *bus_ops;
  131. };
  132. struct sk_buff *ath_rxbuf_alloc(struct ath_common *common,
  133. u32 len,
  134. gfp_t gfp_mask);
  135. void ath_hw_setbssidmask(struct ath_common *common);
  136. void ath_key_delete(struct ath_common *common, struct ieee80211_key_conf *key);
  137. int ath_key_config(struct ath_common *common,
  138. struct ieee80211_vif *vif,
  139. struct ieee80211_sta *sta,
  140. struct ieee80211_key_conf *key);
  141. bool ath_hw_keyreset(struct ath_common *common, u16 entry);
  142. #endif /* ATH_H */