t7l66xb.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471
  1. /*
  2. *
  3. * Toshiba T7L66XB core mfd support
  4. *
  5. * Copyright (c) 2005, 2007, 2008 Ian Molton
  6. * Copyright (c) 2008 Dmitry Baryshkov
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. *
  12. * T7L66 features:
  13. *
  14. * Supported in this driver:
  15. * SD/MMC
  16. * SM/NAND flash controller
  17. *
  18. * As yet not supported
  19. * GPIO interface (on NAND pins)
  20. * Serial interface
  21. * TFT 'interface converter'
  22. * PCMCIA interface logic
  23. */
  24. #include <linux/kernel.h>
  25. #include <linux/module.h>
  26. #include <linux/err.h>
  27. #include <linux/io.h>
  28. #include <linux/slab.h>
  29. #include <linux/irq.h>
  30. #include <linux/clk.h>
  31. #include <linux/platform_device.h>
  32. #include <linux/mfd/core.h>
  33. #include <linux/mfd/tmio.h>
  34. #include <linux/mfd/t7l66xb.h>
  35. enum {
  36. T7L66XB_CELL_NAND,
  37. T7L66XB_CELL_MMC,
  38. };
  39. static const struct resource t7l66xb_mmc_resources[] = {
  40. {
  41. .start = 0x800,
  42. .end = 0x9ff,
  43. .flags = IORESOURCE_MEM,
  44. },
  45. {
  46. .start = IRQ_T7L66XB_MMC,
  47. .end = IRQ_T7L66XB_MMC,
  48. .flags = IORESOURCE_IRQ,
  49. },
  50. };
  51. #define SCR_REVID 0x08 /* b Revision ID */
  52. #define SCR_IMR 0x42 /* b Interrupt Mask */
  53. #define SCR_DEV_CTL 0xe0 /* b Device control */
  54. #define SCR_ISR 0xe1 /* b Interrupt Status */
  55. #define SCR_GPO_OC 0xf0 /* b GPO output control */
  56. #define SCR_GPO_OS 0xf1 /* b GPO output enable */
  57. #define SCR_GPI_S 0xf2 /* w GPI status */
  58. #define SCR_APDC 0xf8 /* b Active pullup down ctrl */
  59. #define SCR_DEV_CTL_USB BIT(0) /* USB enable */
  60. #define SCR_DEV_CTL_MMC BIT(1) /* MMC enable */
  61. /*--------------------------------------------------------------------------*/
  62. struct t7l66xb {
  63. void __iomem *scr;
  64. /* Lock to protect registers requiring read/modify/write ops. */
  65. spinlock_t lock;
  66. struct resource rscr;
  67. struct clk *clk48m;
  68. struct clk *clk32k;
  69. int irq;
  70. int irq_base;
  71. };
  72. /*--------------------------------------------------------------------------*/
  73. static int t7l66xb_mmc_enable(struct platform_device *mmc)
  74. {
  75. struct platform_device *dev = to_platform_device(mmc->dev.parent);
  76. struct t7l66xb *t7l66xb = platform_get_drvdata(dev);
  77. unsigned long flags;
  78. u8 dev_ctl;
  79. clk_enable(t7l66xb->clk32k);
  80. spin_lock_irqsave(&t7l66xb->lock, flags);
  81. dev_ctl = tmio_ioread8(t7l66xb->scr + SCR_DEV_CTL);
  82. dev_ctl |= SCR_DEV_CTL_MMC;
  83. tmio_iowrite8(dev_ctl, t7l66xb->scr + SCR_DEV_CTL);
  84. spin_unlock_irqrestore(&t7l66xb->lock, flags);
  85. tmio_core_mmc_enable(t7l66xb->scr + 0x200, 0,
  86. t7l66xb_mmc_resources[0].start & 0xfffe);
  87. return 0;
  88. }
  89. static int t7l66xb_mmc_disable(struct platform_device *mmc)
  90. {
  91. struct platform_device *dev = to_platform_device(mmc->dev.parent);
  92. struct t7l66xb *t7l66xb = platform_get_drvdata(dev);
  93. unsigned long flags;
  94. u8 dev_ctl;
  95. spin_lock_irqsave(&t7l66xb->lock, flags);
  96. dev_ctl = tmio_ioread8(t7l66xb->scr + SCR_DEV_CTL);
  97. dev_ctl &= ~SCR_DEV_CTL_MMC;
  98. tmio_iowrite8(dev_ctl, t7l66xb->scr + SCR_DEV_CTL);
  99. spin_unlock_irqrestore(&t7l66xb->lock, flags);
  100. clk_disable(t7l66xb->clk32k);
  101. return 0;
  102. }
  103. static void t7l66xb_mmc_pwr(struct platform_device *mmc, int state)
  104. {
  105. struct platform_device *dev = to_platform_device(mmc->dev.parent);
  106. struct t7l66xb *t7l66xb = platform_get_drvdata(dev);
  107. tmio_core_mmc_pwr(t7l66xb->scr + 0x200, 0, state);
  108. }
  109. static void t7l66xb_mmc_clk_div(struct platform_device *mmc, int state)
  110. {
  111. struct platform_device *dev = to_platform_device(mmc->dev.parent);
  112. struct t7l66xb *t7l66xb = platform_get_drvdata(dev);
  113. tmio_core_mmc_clk_div(t7l66xb->scr + 0x200, 0, state);
  114. }
  115. /*--------------------------------------------------------------------------*/
  116. static struct tmio_mmc_data t7166xb_mmc_data = {
  117. .hclk = 24000000,
  118. .set_pwr = t7l66xb_mmc_pwr,
  119. .set_clk_div = t7l66xb_mmc_clk_div,
  120. };
  121. static const struct resource t7l66xb_nand_resources[] = {
  122. {
  123. .start = 0xc00,
  124. .end = 0xc07,
  125. .flags = IORESOURCE_MEM,
  126. },
  127. {
  128. .start = 0x0100,
  129. .end = 0x01ff,
  130. .flags = IORESOURCE_MEM,
  131. },
  132. {
  133. .start = IRQ_T7L66XB_NAND,
  134. .end = IRQ_T7L66XB_NAND,
  135. .flags = IORESOURCE_IRQ,
  136. },
  137. };
  138. static struct mfd_cell t7l66xb_cells[] = {
  139. [T7L66XB_CELL_MMC] = {
  140. .name = "tmio-mmc",
  141. .enable = t7l66xb_mmc_enable,
  142. .disable = t7l66xb_mmc_disable,
  143. .driver_data = &t7166xb_mmc_data,
  144. .num_resources = ARRAY_SIZE(t7l66xb_mmc_resources),
  145. .resources = t7l66xb_mmc_resources,
  146. },
  147. [T7L66XB_CELL_NAND] = {
  148. .name = "tmio-nand",
  149. .num_resources = ARRAY_SIZE(t7l66xb_nand_resources),
  150. .resources = t7l66xb_nand_resources,
  151. },
  152. };
  153. /*--------------------------------------------------------------------------*/
  154. /* Handle the T7L66XB interrupt mux */
  155. static void t7l66xb_irq(unsigned int irq, struct irq_desc *desc)
  156. {
  157. struct t7l66xb *t7l66xb = get_irq_data(irq);
  158. unsigned int isr;
  159. unsigned int i, irq_base;
  160. irq_base = t7l66xb->irq_base;
  161. while ((isr = tmio_ioread8(t7l66xb->scr + SCR_ISR) &
  162. ~tmio_ioread8(t7l66xb->scr + SCR_IMR)))
  163. for (i = 0; i < T7L66XB_NR_IRQS; i++)
  164. if (isr & (1 << i))
  165. generic_handle_irq(irq_base + i);
  166. }
  167. static void t7l66xb_irq_mask(unsigned int irq)
  168. {
  169. struct t7l66xb *t7l66xb = get_irq_chip_data(irq);
  170. unsigned long flags;
  171. u8 imr;
  172. spin_lock_irqsave(&t7l66xb->lock, flags);
  173. imr = tmio_ioread8(t7l66xb->scr + SCR_IMR);
  174. imr |= 1 << (irq - t7l66xb->irq_base);
  175. tmio_iowrite8(imr, t7l66xb->scr + SCR_IMR);
  176. spin_unlock_irqrestore(&t7l66xb->lock, flags);
  177. }
  178. static void t7l66xb_irq_unmask(unsigned int irq)
  179. {
  180. struct t7l66xb *t7l66xb = get_irq_chip_data(irq);
  181. unsigned long flags;
  182. u8 imr;
  183. spin_lock_irqsave(&t7l66xb->lock, flags);
  184. imr = tmio_ioread8(t7l66xb->scr + SCR_IMR);
  185. imr &= ~(1 << (irq - t7l66xb->irq_base));
  186. tmio_iowrite8(imr, t7l66xb->scr + SCR_IMR);
  187. spin_unlock_irqrestore(&t7l66xb->lock, flags);
  188. }
  189. static struct irq_chip t7l66xb_chip = {
  190. .name = "t7l66xb",
  191. .ack = t7l66xb_irq_mask,
  192. .mask = t7l66xb_irq_mask,
  193. .unmask = t7l66xb_irq_unmask,
  194. };
  195. /*--------------------------------------------------------------------------*/
  196. /* Install the IRQ handler */
  197. static void t7l66xb_attach_irq(struct platform_device *dev)
  198. {
  199. struct t7l66xb *t7l66xb = platform_get_drvdata(dev);
  200. unsigned int irq, irq_base;
  201. irq_base = t7l66xb->irq_base;
  202. for (irq = irq_base; irq < irq_base + T7L66XB_NR_IRQS; irq++) {
  203. set_irq_chip(irq, &t7l66xb_chip);
  204. set_irq_chip_data(irq, t7l66xb);
  205. set_irq_handler(irq, handle_level_irq);
  206. #ifdef CONFIG_ARM
  207. set_irq_flags(irq, IRQF_VALID | IRQF_PROBE);
  208. #endif
  209. }
  210. set_irq_type(t7l66xb->irq, IRQ_TYPE_EDGE_FALLING);
  211. set_irq_data(t7l66xb->irq, t7l66xb);
  212. set_irq_chained_handler(t7l66xb->irq, t7l66xb_irq);
  213. }
  214. static void t7l66xb_detach_irq(struct platform_device *dev)
  215. {
  216. struct t7l66xb *t7l66xb = platform_get_drvdata(dev);
  217. unsigned int irq, irq_base;
  218. irq_base = t7l66xb->irq_base;
  219. set_irq_chained_handler(t7l66xb->irq, NULL);
  220. set_irq_data(t7l66xb->irq, NULL);
  221. for (irq = irq_base; irq < irq_base + T7L66XB_NR_IRQS; irq++) {
  222. #ifdef CONFIG_ARM
  223. set_irq_flags(irq, 0);
  224. #endif
  225. set_irq_chip(irq, NULL);
  226. set_irq_chip_data(irq, NULL);
  227. }
  228. }
  229. /*--------------------------------------------------------------------------*/
  230. #ifdef CONFIG_PM
  231. static int t7l66xb_suspend(struct platform_device *dev, pm_message_t state)
  232. {
  233. struct t7l66xb *t7l66xb = platform_get_drvdata(dev);
  234. struct t7l66xb_platform_data *pdata = dev->dev.platform_data;
  235. if (pdata && pdata->suspend)
  236. pdata->suspend(dev);
  237. clk_disable(t7l66xb->clk48m);
  238. return 0;
  239. }
  240. static int t7l66xb_resume(struct platform_device *dev)
  241. {
  242. struct t7l66xb *t7l66xb = platform_get_drvdata(dev);
  243. struct t7l66xb_platform_data *pdata = dev->dev.platform_data;
  244. clk_enable(t7l66xb->clk48m);
  245. if (pdata && pdata->resume)
  246. pdata->resume(dev);
  247. tmio_core_mmc_enable(t7l66xb->scr + 0x200, 0,
  248. t7l66xb_mmc_resources[0].start & 0xfffe);
  249. return 0;
  250. }
  251. #else
  252. #define t7l66xb_suspend NULL
  253. #define t7l66xb_resume NULL
  254. #endif
  255. /*--------------------------------------------------------------------------*/
  256. static int t7l66xb_probe(struct platform_device *dev)
  257. {
  258. struct t7l66xb_platform_data *pdata = dev->dev.platform_data;
  259. struct t7l66xb *t7l66xb;
  260. struct resource *iomem, *rscr;
  261. int ret;
  262. if (pdata == NULL)
  263. return -EINVAL;
  264. iomem = platform_get_resource(dev, IORESOURCE_MEM, 0);
  265. if (!iomem)
  266. return -EINVAL;
  267. t7l66xb = kzalloc(sizeof *t7l66xb, GFP_KERNEL);
  268. if (!t7l66xb)
  269. return -ENOMEM;
  270. spin_lock_init(&t7l66xb->lock);
  271. platform_set_drvdata(dev, t7l66xb);
  272. ret = platform_get_irq(dev, 0);
  273. if (ret >= 0)
  274. t7l66xb->irq = ret;
  275. else
  276. goto err_noirq;
  277. t7l66xb->irq_base = pdata->irq_base;
  278. t7l66xb->clk32k = clk_get(&dev->dev, "CLK_CK32K");
  279. if (IS_ERR(t7l66xb->clk32k)) {
  280. ret = PTR_ERR(t7l66xb->clk32k);
  281. goto err_clk32k_get;
  282. }
  283. t7l66xb->clk48m = clk_get(&dev->dev, "CLK_CK48M");
  284. if (IS_ERR(t7l66xb->clk48m)) {
  285. ret = PTR_ERR(t7l66xb->clk48m);
  286. clk_put(t7l66xb->clk32k);
  287. goto err_clk48m_get;
  288. }
  289. rscr = &t7l66xb->rscr;
  290. rscr->name = "t7l66xb-core";
  291. rscr->start = iomem->start;
  292. rscr->end = iomem->start + 0xff;
  293. rscr->flags = IORESOURCE_MEM;
  294. ret = request_resource(iomem, rscr);
  295. if (ret)
  296. goto err_request_scr;
  297. t7l66xb->scr = ioremap(rscr->start, resource_size(rscr));
  298. if (!t7l66xb->scr) {
  299. ret = -ENOMEM;
  300. goto err_ioremap;
  301. }
  302. clk_enable(t7l66xb->clk48m);
  303. if (pdata && pdata->enable)
  304. pdata->enable(dev);
  305. /* Mask all interrupts */
  306. tmio_iowrite8(0xbf, t7l66xb->scr + SCR_IMR);
  307. printk(KERN_INFO "%s rev %d @ 0x%08lx, irq %d\n",
  308. dev->name, tmio_ioread8(t7l66xb->scr + SCR_REVID),
  309. (unsigned long)iomem->start, t7l66xb->irq);
  310. t7l66xb_attach_irq(dev);
  311. t7l66xb_cells[T7L66XB_CELL_NAND].driver_data = pdata->nand_data;
  312. t7l66xb_cells[T7L66XB_CELL_NAND].platform_data =
  313. &t7l66xb_cells[T7L66XB_CELL_NAND];
  314. t7l66xb_cells[T7L66XB_CELL_NAND].data_size =
  315. sizeof(t7l66xb_cells[T7L66XB_CELL_NAND]);
  316. t7l66xb_cells[T7L66XB_CELL_MMC].platform_data =
  317. &t7l66xb_cells[T7L66XB_CELL_MMC];
  318. t7l66xb_cells[T7L66XB_CELL_MMC].data_size =
  319. sizeof(t7l66xb_cells[T7L66XB_CELL_MMC]);
  320. ret = mfd_add_devices(&dev->dev, dev->id,
  321. t7l66xb_cells, ARRAY_SIZE(t7l66xb_cells),
  322. iomem, t7l66xb->irq_base);
  323. if (!ret)
  324. return 0;
  325. t7l66xb_detach_irq(dev);
  326. iounmap(t7l66xb->scr);
  327. err_ioremap:
  328. release_resource(&t7l66xb->rscr);
  329. err_request_scr:
  330. clk_put(t7l66xb->clk48m);
  331. err_clk48m_get:
  332. clk_put(t7l66xb->clk32k);
  333. err_clk32k_get:
  334. err_noirq:
  335. kfree(t7l66xb);
  336. return ret;
  337. }
  338. static int t7l66xb_remove(struct platform_device *dev)
  339. {
  340. struct t7l66xb_platform_data *pdata = dev->dev.platform_data;
  341. struct t7l66xb *t7l66xb = platform_get_drvdata(dev);
  342. int ret;
  343. ret = pdata->disable(dev);
  344. clk_disable(t7l66xb->clk48m);
  345. clk_put(t7l66xb->clk48m);
  346. t7l66xb_detach_irq(dev);
  347. iounmap(t7l66xb->scr);
  348. release_resource(&t7l66xb->rscr);
  349. mfd_remove_devices(&dev->dev);
  350. platform_set_drvdata(dev, NULL);
  351. kfree(t7l66xb);
  352. return ret;
  353. }
  354. static struct platform_driver t7l66xb_platform_driver = {
  355. .driver = {
  356. .name = "t7l66xb",
  357. .owner = THIS_MODULE,
  358. },
  359. .suspend = t7l66xb_suspend,
  360. .resume = t7l66xb_resume,
  361. .probe = t7l66xb_probe,
  362. .remove = t7l66xb_remove,
  363. };
  364. /*--------------------------------------------------------------------------*/
  365. static int __init t7l66xb_init(void)
  366. {
  367. int retval = 0;
  368. retval = platform_driver_register(&t7l66xb_platform_driver);
  369. return retval;
  370. }
  371. static void __exit t7l66xb_exit(void)
  372. {
  373. platform_driver_unregister(&t7l66xb_platform_driver);
  374. }
  375. module_init(t7l66xb_init);
  376. module_exit(t7l66xb_exit);
  377. MODULE_DESCRIPTION("Toshiba T7L66XB core driver");
  378. MODULE_LICENSE("GPL v2");
  379. MODULE_AUTHOR("Ian Molton");
  380. MODULE_ALIAS("platform:t7l66xb");