setup-sh7377.c 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215
  1. /*
  2. * sh7377 processor support
  3. *
  4. * Copyright (C) 2010 Magnus Damm
  5. * Copyright (C) 2008 Yoshihiro Shimoda
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; version 2 of the License.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  19. */
  20. #include <linux/kernel.h>
  21. #include <linux/init.h>
  22. #include <linux/interrupt.h>
  23. #include <linux/irq.h>
  24. #include <linux/platform_device.h>
  25. #include <linux/delay.h>
  26. #include <linux/input.h>
  27. #include <linux/io.h>
  28. #include <linux/serial_sci.h>
  29. #include <linux/sh_intc.h>
  30. #include <linux/sh_timer.h>
  31. #include <mach/hardware.h>
  32. #include <asm/mach-types.h>
  33. #include <asm/mach/arch.h>
  34. static struct plat_sci_port scif0_platform_data = {
  35. .mapbase = 0xe6c40000,
  36. .flags = UPF_BOOT_AUTOCONF,
  37. .type = PORT_SCIF,
  38. .irqs = { 80, 80, 80, 80 },
  39. };
  40. static struct platform_device scif0_device = {
  41. .name = "sh-sci",
  42. .id = 0,
  43. .dev = {
  44. .platform_data = &scif0_platform_data,
  45. },
  46. };
  47. static struct plat_sci_port scif1_platform_data = {
  48. .mapbase = 0xe6c50000,
  49. .flags = UPF_BOOT_AUTOCONF,
  50. .type = PORT_SCIF,
  51. .irqs = { 81, 81, 81, 81 },
  52. };
  53. static struct platform_device scif1_device = {
  54. .name = "sh-sci",
  55. .id = 1,
  56. .dev = {
  57. .platform_data = &scif1_platform_data,
  58. },
  59. };
  60. static struct plat_sci_port scif2_platform_data = {
  61. .mapbase = 0xe6c60000,
  62. .flags = UPF_BOOT_AUTOCONF,
  63. .type = PORT_SCIF,
  64. .irqs = { 82, 82, 82, 82 },
  65. };
  66. static struct platform_device scif2_device = {
  67. .name = "sh-sci",
  68. .id = 2,
  69. .dev = {
  70. .platform_data = &scif2_platform_data,
  71. },
  72. };
  73. static struct plat_sci_port scif3_platform_data = {
  74. .mapbase = 0xe6c70000,
  75. .flags = UPF_BOOT_AUTOCONF,
  76. .type = PORT_SCIF,
  77. .irqs = { 83, 83, 83, 83 },
  78. };
  79. static struct platform_device scif3_device = {
  80. .name = "sh-sci",
  81. .id = 3,
  82. .dev = {
  83. .platform_data = &scif3_platform_data,
  84. },
  85. };
  86. static struct plat_sci_port scif4_platform_data = {
  87. .mapbase = 0xe6c80000,
  88. .flags = UPF_BOOT_AUTOCONF,
  89. .type = PORT_SCIF,
  90. .irqs = { 89, 89, 89, 89 },
  91. };
  92. static struct platform_device scif4_device = {
  93. .name = "sh-sci",
  94. .id = 4,
  95. .dev = {
  96. .platform_data = &scif4_platform_data,
  97. },
  98. };
  99. static struct plat_sci_port scif5_platform_data = {
  100. .mapbase = 0xe6cb0000,
  101. .flags = UPF_BOOT_AUTOCONF,
  102. .type = PORT_SCIF,
  103. .irqs = { 90, 90, 90, 90 },
  104. };
  105. static struct platform_device scif5_device = {
  106. .name = "sh-sci",
  107. .id = 5,
  108. .dev = {
  109. .platform_data = &scif5_platform_data,
  110. },
  111. };
  112. static struct plat_sci_port scif6_platform_data = {
  113. .mapbase = 0xe6cc0000,
  114. .flags = UPF_BOOT_AUTOCONF,
  115. .type = PORT_SCIF,
  116. .irqs = { 196, 196, 196, 196 },
  117. };
  118. static struct platform_device scif6_device = {
  119. .name = "sh-sci",
  120. .id = 6,
  121. .dev = {
  122. .platform_data = &scif6_platform_data,
  123. },
  124. };
  125. static struct plat_sci_port scif7_platform_data = {
  126. .mapbase = 0xe6c30000,
  127. .flags = UPF_BOOT_AUTOCONF,
  128. .type = PORT_SCIF,
  129. .irqs = { 91, 91, 91, 91 },
  130. };
  131. static struct platform_device scif7_device = {
  132. .name = "sh-sci",
  133. .id = 7,
  134. .dev = {
  135. .platform_data = &scif7_platform_data,
  136. },
  137. };
  138. static struct sh_timer_config cmt10_platform_data = {
  139. .name = "CMT10",
  140. .channel_offset = 0x10,
  141. .timer_bit = 0,
  142. .clk = "r_clk",
  143. .clockevent_rating = 125,
  144. .clocksource_rating = 125,
  145. };
  146. static struct resource cmt10_resources[] = {
  147. [0] = {
  148. .name = "CMT10",
  149. .start = 0xe6138010,
  150. .end = 0xe613801b,
  151. .flags = IORESOURCE_MEM,
  152. },
  153. [1] = {
  154. .start = 72,
  155. .flags = IORESOURCE_IRQ,
  156. },
  157. };
  158. static struct platform_device cmt10_device = {
  159. .name = "sh_cmt",
  160. .id = 10,
  161. .dev = {
  162. .platform_data = &cmt10_platform_data,
  163. },
  164. .resource = cmt10_resources,
  165. .num_resources = ARRAY_SIZE(cmt10_resources),
  166. };
  167. static struct platform_device *sh7377_early_devices[] __initdata = {
  168. &scif0_device,
  169. &scif1_device,
  170. &scif2_device,
  171. &scif3_device,
  172. &scif4_device,
  173. &scif5_device,
  174. &scif6_device,
  175. &scif7_device,
  176. &cmt10_device,
  177. };
  178. void __init sh7377_add_standard_devices(void)
  179. {
  180. platform_add_devices(sh7377_early_devices,
  181. ARRAY_SIZE(sh7377_early_devices));
  182. }
  183. #define SMSTPCR3 0xe615013c
  184. #define SMSTPCR3_CMT1 (1 << 29)
  185. void __init sh7377_add_early_devices(void)
  186. {
  187. /* enable clock to CMT1 */
  188. __raw_writel(__raw_readl(SMSTPCR3) & ~SMSTPCR3_CMT1, SMSTPCR3);
  189. early_platform_add_devices(sh7377_early_devices,
  190. ARRAY_SIZE(sh7377_early_devices));
  191. }