generic.c 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129
  1. /*
  2. * linux/arch/arm/mach-pxa/generic.c
  3. *
  4. * Author: Nicolas Pitre
  5. * Created: Jun 15, 2001
  6. * Copyright: MontaVista Software Inc.
  7. *
  8. * Code common to all PXA machines.
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License version 2 as
  12. * published by the Free Software Foundation.
  13. *
  14. * Since this file should be linked before any other machine specific file,
  15. * the __initcall() here will be executed first. This serves as default
  16. * initialization stuff for PXA machines which can be overridden later if
  17. * need be.
  18. */
  19. #include <linux/module.h>
  20. #include <linux/kernel.h>
  21. #include <linux/init.h>
  22. #include <mach/hardware.h>
  23. #include <asm/system.h>
  24. #include <asm/pgtable.h>
  25. #include <asm/mach/map.h>
  26. #include <asm/mach-types.h>
  27. #include <mach/reset.h>
  28. #include <mach/gpio.h>
  29. #include "generic.h"
  30. void clear_reset_status(unsigned int mask)
  31. {
  32. if (cpu_is_pxa2xx())
  33. pxa2xx_clear_reset_status(mask);
  34. if (cpu_is_pxa3xx())
  35. pxa3xx_clear_reset_status(mask);
  36. }
  37. unsigned long get_clock_tick_rate(void)
  38. {
  39. unsigned long clock_tick_rate;
  40. if (cpu_is_pxa25x())
  41. clock_tick_rate = 3686400;
  42. else if (machine_is_mainstone())
  43. clock_tick_rate = 3249600;
  44. else
  45. clock_tick_rate = 3250000;
  46. return clock_tick_rate;
  47. }
  48. EXPORT_SYMBOL(get_clock_tick_rate);
  49. /*
  50. * Get the clock frequency as reflected by CCCR and the turbo flag.
  51. * We assume these values have been applied via a fcs.
  52. * If info is not 0 we also display the current settings.
  53. */
  54. unsigned int get_clk_frequency_khz(int info)
  55. {
  56. if (cpu_is_pxa25x())
  57. return pxa25x_get_clk_frequency_khz(info);
  58. else if (cpu_is_pxa27x())
  59. return pxa27x_get_clk_frequency_khz(info);
  60. else
  61. return pxa3xx_get_clk_frequency_khz(info);
  62. }
  63. EXPORT_SYMBOL(get_clk_frequency_khz);
  64. /*
  65. * Return the current memory clock frequency in units of 10kHz
  66. */
  67. unsigned int get_memclk_frequency_10khz(void)
  68. {
  69. if (cpu_is_pxa25x())
  70. return pxa25x_get_memclk_frequency_10khz();
  71. else if (cpu_is_pxa27x())
  72. return pxa27x_get_memclk_frequency_10khz();
  73. else
  74. return pxa3xx_get_memclk_frequency_10khz();
  75. }
  76. EXPORT_SYMBOL(get_memclk_frequency_10khz);
  77. /*
  78. * Intel PXA2xx internal register mapping.
  79. *
  80. * Note 1: not all PXA2xx variants implement all those addresses.
  81. *
  82. * Note 2: virtual 0xfffe0000-0xffffffff is reserved for the vector table
  83. * and cache flush area.
  84. */
  85. static struct map_desc standard_io_desc[] __initdata = {
  86. { /* Devs */
  87. .virtual = 0xf2000000,
  88. .pfn = __phys_to_pfn(0x40000000),
  89. .length = 0x02000000,
  90. .type = MT_DEVICE
  91. }, { /* Mem Ctl */
  92. .virtual = 0xf6000000,
  93. .pfn = __phys_to_pfn(0x48000000),
  94. .length = 0x00200000,
  95. .type = MT_DEVICE
  96. }, { /* Camera */
  97. .virtual = 0xfa000000,
  98. .pfn = __phys_to_pfn(0x50000000),
  99. .length = 0x00100000,
  100. .type = MT_DEVICE
  101. }, { /* IMem ctl */
  102. .virtual = 0xfe000000,
  103. .pfn = __phys_to_pfn(0x58000000),
  104. .length = 0x00100000,
  105. .type = MT_DEVICE
  106. }, { /* UNCACHED_PHYS_0 */
  107. .virtual = 0xff000000,
  108. .pfn = __phys_to_pfn(0x00000000),
  109. .length = 0x00100000,
  110. .type = MT_DEVICE
  111. }
  112. };
  113. void __init pxa_map_io(void)
  114. {
  115. iotable_init(standard_io_desc, ARRAY_SIZE(standard_io_desc));
  116. get_clk_frequency_khz(1);
  117. }