board_setup.c 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169
  1. /*
  2. *
  3. * BRIEF MODULE DESCRIPTION
  4. * Alchemy Pb1200/Db1200 board setup.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. *
  11. * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
  12. * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  13. * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
  14. * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  15. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  16. * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
  17. * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  18. * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  19. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  20. * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  21. *
  22. * You should have received a copy of the GNU General Public License along
  23. * with this program; if not, write to the Free Software Foundation, Inc.,
  24. * 675 Mass Ave, Cambridge, MA 02139, USA.
  25. */
  26. #include <linux/init.h>
  27. #include <linux/sched.h>
  28. #include <au1000.h>
  29. #include <prom.h>
  30. #ifdef CONFIG_MIPS_PB1200
  31. #include <asm/mach-pb1x00/pb1200.h>
  32. #endif
  33. #ifdef CONFIG_MIPS_DB1200
  34. #include <asm/mach-db1x00/db1200.h>
  35. #endif
  36. extern void _board_init_irq(void);
  37. extern void (*board_init_irq)(void);
  38. void board_reset(void)
  39. {
  40. bcsr->resets = 0;
  41. bcsr->system = 0;
  42. }
  43. void __init board_setup(void)
  44. {
  45. char *argptr = NULL;
  46. #if 0
  47. {
  48. u32 pin_func;
  49. /* Enable PSC1 SYNC for AC97. Normaly done in audio driver,
  50. * but it is board specific code, so put it here.
  51. */
  52. pin_func = au_readl(SYS_PINFUNC);
  53. au_sync();
  54. pin_func |= SYS_PF_MUST_BE_SET | SYS_PF_PSC1_S1;
  55. au_writel(pin_func, SYS_PINFUNC);
  56. au_writel(0, (u32)bcsr|0x10); /* turn off pcmcia power */
  57. au_sync();
  58. }
  59. #endif
  60. #if defined(CONFIG_I2C_AU1550)
  61. {
  62. u32 freq0, clksrc;
  63. u32 pin_func;
  64. /* Select SMBUS in CPLD */
  65. bcsr->resets &= ~(BCSR_RESETS_PCS0MUX);
  66. pin_func = au_readl(SYS_PINFUNC);
  67. au_sync();
  68. pin_func &= ~(3<<17 | 1<<4);
  69. /* Set GPIOs correctly */
  70. pin_func |= 2<<17;
  71. au_writel(pin_func, SYS_PINFUNC);
  72. au_sync();
  73. /* The i2c driver depends on 50Mhz clock */
  74. freq0 = au_readl(SYS_FREQCTRL0);
  75. au_sync();
  76. freq0 &= ~(SYS_FC_FRDIV1_MASK | SYS_FC_FS1 | SYS_FC_FE1);
  77. freq0 |= (3<<SYS_FC_FRDIV1_BIT);
  78. /* 396Mhz / (3+1)*2 == 49.5Mhz */
  79. au_writel(freq0, SYS_FREQCTRL0);
  80. au_sync();
  81. freq0 |= SYS_FC_FE1;
  82. au_writel(freq0, SYS_FREQCTRL0);
  83. au_sync();
  84. clksrc = au_readl(SYS_CLKSRC);
  85. au_sync();
  86. clksrc &= ~0x01f00000;
  87. /* bit 22 is EXTCLK0 for PSC0 */
  88. clksrc |= (0x3 << 22);
  89. au_writel(clksrc, SYS_CLKSRC);
  90. au_sync();
  91. }
  92. #endif
  93. #ifdef CONFIG_FB_AU1200
  94. argptr = prom_getcmdline();
  95. #ifdef CONFIG_MIPS_PB1200
  96. strcat(argptr, " video=au1200fb:panel:bs");
  97. #endif
  98. #ifdef CONFIG_MIPS_DB1200
  99. strcat(argptr, " video=au1200fb:panel:bs");
  100. #endif
  101. #endif
  102. /* The Pb1200 development board uses external MUX for PSC0 to
  103. support SMB/SPI. bcsr->resets bit 12: 0=SMB 1=SPI
  104. */
  105. #ifdef CONFIG_I2C_AU1550
  106. bcsr->resets &= (~BCSR_RESETS_PCS0MUX);
  107. #endif
  108. au_sync();
  109. #ifdef CONFIG_MIPS_PB1200
  110. printk("AMD Alchemy Pb1200 Board\n");
  111. #endif
  112. #ifdef CONFIG_MIPS_DB1200
  113. printk("AMD Alchemy Db1200 Board\n");
  114. #endif
  115. /* Setup Pb1200 External Interrupt Controller */
  116. board_init_irq = _board_init_irq;
  117. }
  118. int
  119. board_au1200fb_panel(void)
  120. {
  121. BCSR *bcsr = (BCSR *)BCSR_KSEG1_ADDR;
  122. int p;
  123. p = bcsr->switches;
  124. p >>= 8;
  125. p &= 0x0F;
  126. return p;
  127. }
  128. int
  129. board_au1200fb_panel_init(void)
  130. {
  131. /* Apply power */
  132. BCSR *bcsr = (BCSR *)BCSR_KSEG1_ADDR;
  133. bcsr->board |= (BCSR_BOARD_LCDVEE | BCSR_BOARD_LCDVDD | BCSR_BOARD_LCDBL);
  134. /*printk("board_au1200fb_panel_init()\n"); */
  135. return 0;
  136. }
  137. int
  138. board_au1200fb_panel_shutdown(void)
  139. {
  140. /* Remove power */
  141. BCSR *bcsr = (BCSR *)BCSR_KSEG1_ADDR;
  142. bcsr->board &= ~(BCSR_BOARD_LCDVEE | BCSR_BOARD_LCDVDD | BCSR_BOARD_LCDBL);
  143. /*printk("board_au1200fb_panel_shutdown()\n"); */
  144. return 0;
  145. }