setup.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538
  1. /*
  2. * 64-bit pSeries and RS/6000 setup code.
  3. *
  4. * Copyright (C) 1995 Linus Torvalds
  5. * Adapted from 'alpha' version by Gary Thomas
  6. * Modified by Cort Dougan (cort@cs.nmt.edu)
  7. * Modified by PPC64 Team, IBM Corp
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License
  11. * as published by the Free Software Foundation; either version
  12. * 2 of the License, or (at your option) any later version.
  13. */
  14. /*
  15. * bootup setup stuff..
  16. */
  17. #undef DEBUG
  18. #include <linux/cpu.h>
  19. #include <linux/errno.h>
  20. #include <linux/sched.h>
  21. #include <linux/kernel.h>
  22. #include <linux/mm.h>
  23. #include <linux/stddef.h>
  24. #include <linux/unistd.h>
  25. #include <linux/slab.h>
  26. #include <linux/user.h>
  27. #include <linux/a.out.h>
  28. #include <linux/tty.h>
  29. #include <linux/major.h>
  30. #include <linux/interrupt.h>
  31. #include <linux/reboot.h>
  32. #include <linux/init.h>
  33. #include <linux/ioport.h>
  34. #include <linux/console.h>
  35. #include <linux/pci.h>
  36. #include <linux/utsname.h>
  37. #include <linux/adb.h>
  38. #include <linux/module.h>
  39. #include <linux/delay.h>
  40. #include <linux/irq.h>
  41. #include <linux/seq_file.h>
  42. #include <linux/root_dev.h>
  43. #include <asm/mmu.h>
  44. #include <asm/processor.h>
  45. #include <asm/io.h>
  46. #include <asm/pgtable.h>
  47. #include <asm/prom.h>
  48. #include <asm/rtas.h>
  49. #include <asm/pci-bridge.h>
  50. #include <asm/iommu.h>
  51. #include <asm/dma.h>
  52. #include <asm/machdep.h>
  53. #include <asm/irq.h>
  54. #include <asm/time.h>
  55. #include <asm/nvram.h>
  56. #include "xics.h"
  57. #include <asm/pmc.h>
  58. #include <asm/mpic.h>
  59. #include <asm/ppc-pci.h>
  60. #include <asm/i8259.h>
  61. #include <asm/udbg.h>
  62. #include <asm/smp.h>
  63. #include <asm/firmware.h>
  64. #include "plpar_wrappers.h"
  65. #include "pseries.h"
  66. #ifdef DEBUG
  67. #define DBG(fmt...) udbg_printf(fmt)
  68. #else
  69. #define DBG(fmt...)
  70. #endif
  71. /* move those away to a .h */
  72. extern void find_udbg_vterm(void);
  73. int fwnmi_active; /* TRUE if an FWNMI handler is present */
  74. static void pseries_shared_idle_sleep(void);
  75. static void pseries_dedicated_idle_sleep(void);
  76. static struct device_node *pSeries_mpic_node;
  77. static void pSeries_show_cpuinfo(struct seq_file *m)
  78. {
  79. struct device_node *root;
  80. const char *model = "";
  81. root = of_find_node_by_path("/");
  82. if (root)
  83. model = get_property(root, "model", NULL);
  84. seq_printf(m, "machine\t\t: CHRP %s\n", model);
  85. of_node_put(root);
  86. }
  87. /* Initialize firmware assisted non-maskable interrupts if
  88. * the firmware supports this feature.
  89. */
  90. static void __init fwnmi_init(void)
  91. {
  92. unsigned long system_reset_addr, machine_check_addr;
  93. int ibm_nmi_register = rtas_token("ibm,nmi-register");
  94. if (ibm_nmi_register == RTAS_UNKNOWN_SERVICE)
  95. return;
  96. /* If the kernel's not linked at zero we point the firmware at low
  97. * addresses anyway, and use a trampoline to get to the real code. */
  98. system_reset_addr = __pa(system_reset_fwnmi) - PHYSICAL_START;
  99. machine_check_addr = __pa(machine_check_fwnmi) - PHYSICAL_START;
  100. if (0 == rtas_call(ibm_nmi_register, 2, 1, NULL, system_reset_addr,
  101. machine_check_addr))
  102. fwnmi_active = 1;
  103. }
  104. void pseries_8259_cascade(unsigned int irq, struct irq_desc *desc)
  105. {
  106. unsigned int cascade_irq = i8259_irq();
  107. if (cascade_irq != NO_IRQ)
  108. generic_handle_irq(cascade_irq);
  109. desc->chip->eoi(irq);
  110. }
  111. static void __init pseries_mpic_init_IRQ(void)
  112. {
  113. struct device_node *np, *old, *cascade = NULL;
  114. const unsigned int *addrp;
  115. unsigned long intack = 0;
  116. const unsigned int *opprop;
  117. unsigned long openpic_addr = 0;
  118. unsigned int cascade_irq;
  119. int naddr, n, i, opplen;
  120. struct mpic *mpic;
  121. np = of_find_node_by_path("/");
  122. naddr = prom_n_addr_cells(np);
  123. opprop = get_property(np, "platform-open-pic", &opplen);
  124. if (opprop != 0) {
  125. openpic_addr = of_read_number(opprop, naddr);
  126. printk(KERN_DEBUG "OpenPIC addr: %lx\n", openpic_addr);
  127. }
  128. of_node_put(np);
  129. BUG_ON(openpic_addr == 0);
  130. /* Setup the openpic driver */
  131. mpic = mpic_alloc(pSeries_mpic_node, openpic_addr,
  132. MPIC_PRIMARY,
  133. 16, 250, /* isu size, irq count */
  134. " MPIC ");
  135. BUG_ON(mpic == NULL);
  136. /* Add ISUs */
  137. opplen /= sizeof(u32);
  138. for (n = 0, i = naddr; i < opplen; i += naddr, n++) {
  139. unsigned long isuaddr = of_read_number(opprop + i, naddr);
  140. mpic_assign_isu(mpic, n, isuaddr);
  141. }
  142. /* All ISUs are setup, complete initialization */
  143. mpic_init(mpic);
  144. /* Look for cascade */
  145. for_each_node_by_type(np, "interrupt-controller")
  146. if (device_is_compatible(np, "chrp,iic")) {
  147. cascade = np;
  148. break;
  149. }
  150. if (cascade == NULL)
  151. return;
  152. cascade_irq = irq_of_parse_and_map(cascade, 0);
  153. if (cascade == NO_IRQ) {
  154. printk(KERN_ERR "mpic: failed to map cascade interrupt");
  155. return;
  156. }
  157. /* Check ACK type */
  158. for (old = of_node_get(cascade); old != NULL ; old = np) {
  159. np = of_get_parent(old);
  160. of_node_put(old);
  161. if (np == NULL)
  162. break;
  163. if (strcmp(np->name, "pci") != 0)
  164. continue;
  165. addrp = get_property(np, "8259-interrupt-acknowledge",
  166. NULL);
  167. if (addrp == NULL)
  168. continue;
  169. naddr = prom_n_addr_cells(np);
  170. intack = addrp[naddr-1];
  171. if (naddr > 1)
  172. intack |= ((unsigned long)addrp[naddr-2]) << 32;
  173. }
  174. if (intack)
  175. printk(KERN_DEBUG "mpic: PCI 8259 intack at 0x%016lx\n",
  176. intack);
  177. i8259_init(cascade, intack);
  178. of_node_put(cascade);
  179. set_irq_chained_handler(cascade_irq, pseries_8259_cascade);
  180. }
  181. static void pseries_lpar_enable_pmcs(void)
  182. {
  183. unsigned long set, reset;
  184. set = 1UL << 63;
  185. reset = 0;
  186. plpar_hcall_norets(H_PERFMON, set, reset);
  187. /* instruct hypervisor to maintain PMCs */
  188. if (firmware_has_feature(FW_FEATURE_SPLPAR))
  189. get_lppaca()->pmcregs_in_use = 1;
  190. }
  191. static void __init pseries_discover_pic(void)
  192. {
  193. struct device_node *np;
  194. const char *typep;
  195. for (np = NULL; (np = of_find_node_by_name(np,
  196. "interrupt-controller"));) {
  197. typep = get_property(np, "compatible", NULL);
  198. if (strstr(typep, "open-pic")) {
  199. pSeries_mpic_node = of_node_get(np);
  200. ppc_md.init_IRQ = pseries_mpic_init_IRQ;
  201. ppc_md.get_irq = mpic_get_irq;
  202. setup_kexec_cpu_down_mpic();
  203. smp_init_pseries_mpic();
  204. return;
  205. } else if (strstr(typep, "ppc-xicp")) {
  206. ppc_md.init_IRQ = xics_init_IRQ;
  207. setup_kexec_cpu_down_xics();
  208. smp_init_pseries_xics();
  209. return;
  210. }
  211. }
  212. printk(KERN_ERR "pSeries_discover_pic: failed to recognize"
  213. " interrupt-controller\n");
  214. }
  215. static void __init pSeries_setup_arch(void)
  216. {
  217. /* Discover PIC type and setup ppc_md accordingly */
  218. pseries_discover_pic();
  219. /* openpic global configuration register (64-bit format). */
  220. /* openpic Interrupt Source Unit pointer (64-bit format). */
  221. /* python0 facility area (mmio) (64-bit format) REAL address. */
  222. /* init to some ~sane value until calibrate_delay() runs */
  223. loops_per_jiffy = 50000000;
  224. if (ROOT_DEV == 0) {
  225. printk("No ramdisk, default root is /dev/sda2\n");
  226. ROOT_DEV = Root_SDA2;
  227. }
  228. fwnmi_init();
  229. /* Find and initialize PCI host bridges */
  230. init_pci_config_tokens();
  231. find_and_init_phbs();
  232. eeh_init();
  233. pSeries_nvram_init();
  234. /* Choose an idle loop */
  235. if (firmware_has_feature(FW_FEATURE_SPLPAR)) {
  236. vpa_init(boot_cpuid);
  237. if (get_lppaca()->shared_proc) {
  238. printk(KERN_DEBUG "Using shared processor idle loop\n");
  239. ppc_md.power_save = pseries_shared_idle_sleep;
  240. } else {
  241. printk(KERN_DEBUG "Using dedicated idle loop\n");
  242. ppc_md.power_save = pseries_dedicated_idle_sleep;
  243. }
  244. } else {
  245. printk(KERN_DEBUG "Using default idle loop\n");
  246. }
  247. if (firmware_has_feature(FW_FEATURE_LPAR))
  248. ppc_md.enable_pmcs = pseries_lpar_enable_pmcs;
  249. else
  250. ppc_md.enable_pmcs = power4_enable_pmcs;
  251. }
  252. static int __init pSeries_init_panel(void)
  253. {
  254. /* Manually leave the kernel version on the panel. */
  255. ppc_md.progress("Linux ppc64\n", 0);
  256. ppc_md.progress(init_utsname()->version, 0);
  257. return 0;
  258. }
  259. arch_initcall(pSeries_init_panel);
  260. static int pseries_set_dabr(unsigned long dabr)
  261. {
  262. return plpar_hcall_norets(H_SET_DABR, dabr);
  263. }
  264. static int pseries_set_xdabr(unsigned long dabr)
  265. {
  266. /* We want to catch accesses from kernel and userspace */
  267. return plpar_hcall_norets(H_SET_XDABR, dabr,
  268. H_DABRX_KERNEL | H_DABRX_USER);
  269. }
  270. /*
  271. * Early initialization. Relocation is on but do not reference unbolted pages
  272. */
  273. static void __init pSeries_init_early(void)
  274. {
  275. DBG(" -> pSeries_init_early()\n");
  276. fw_feature_init();
  277. if (firmware_has_feature(FW_FEATURE_LPAR))
  278. find_udbg_vterm();
  279. if (firmware_has_feature(FW_FEATURE_DABR))
  280. ppc_md.set_dabr = pseries_set_dabr;
  281. else if (firmware_has_feature(FW_FEATURE_XDABR))
  282. ppc_md.set_dabr = pseries_set_xdabr;
  283. iommu_init_early_pSeries();
  284. DBG(" <- pSeries_init_early()\n");
  285. }
  286. static int pSeries_check_legacy_ioport(unsigned int baseport)
  287. {
  288. struct device_node *np;
  289. #define I8042_DATA_REG 0x60
  290. #define FDC_BASE 0x3f0
  291. switch(baseport) {
  292. case I8042_DATA_REG:
  293. np = of_find_node_by_type(NULL, "8042");
  294. if (np == NULL)
  295. return -ENODEV;
  296. of_node_put(np);
  297. break;
  298. case FDC_BASE:
  299. np = of_find_node_by_type(NULL, "fdc");
  300. if (np == NULL)
  301. return -ENODEV;
  302. of_node_put(np);
  303. break;
  304. }
  305. return 0;
  306. }
  307. /*
  308. * Called very early, MMU is off, device-tree isn't unflattened
  309. */
  310. static int __init pSeries_probe_hypertas(unsigned long node,
  311. const char *uname, int depth,
  312. void *data)
  313. {
  314. if (depth != 1 ||
  315. (strcmp(uname, "rtas") != 0 && strcmp(uname, "rtas@0") != 0))
  316. return 0;
  317. if (of_get_flat_dt_prop(node, "ibm,hypertas-functions", NULL) != NULL)
  318. powerpc_firmware_features |= FW_FEATURE_LPAR;
  319. return 1;
  320. }
  321. static int __init pSeries_probe(void)
  322. {
  323. unsigned long root = of_get_flat_dt_root();
  324. char *dtype = of_get_flat_dt_prop(root, "device_type", NULL);
  325. if (dtype == NULL)
  326. return 0;
  327. if (strcmp(dtype, "chrp"))
  328. return 0;
  329. /* Cell blades firmware claims to be chrp while it's not. Until this
  330. * is fixed, we need to avoid those here.
  331. */
  332. if (of_flat_dt_is_compatible(root, "IBM,CPBW-1.0") ||
  333. of_flat_dt_is_compatible(root, "IBM,CBEA"))
  334. return 0;
  335. DBG("pSeries detected, looking for LPAR capability...\n");
  336. /* Now try to figure out if we are running on LPAR */
  337. of_scan_flat_dt(pSeries_probe_hypertas, NULL);
  338. if (firmware_has_feature(FW_FEATURE_LPAR))
  339. hpte_init_lpar();
  340. else
  341. hpte_init_native();
  342. DBG("Machine is%s LPAR !\n",
  343. (powerpc_firmware_features & FW_FEATURE_LPAR) ? "" : " not");
  344. return 1;
  345. }
  346. DECLARE_PER_CPU(unsigned long, smt_snooze_delay);
  347. static void pseries_dedicated_idle_sleep(void)
  348. {
  349. unsigned int cpu = smp_processor_id();
  350. unsigned long start_snooze;
  351. /*
  352. * Indicate to the HV that we are idle. Now would be
  353. * a good time to find other work to dispatch.
  354. */
  355. get_lppaca()->idle = 1;
  356. /*
  357. * We come in with interrupts disabled, and need_resched()
  358. * has been checked recently. If we should poll for a little
  359. * while, do so.
  360. */
  361. if (__get_cpu_var(smt_snooze_delay)) {
  362. start_snooze = get_tb() +
  363. __get_cpu_var(smt_snooze_delay) * tb_ticks_per_usec;
  364. local_irq_enable();
  365. set_thread_flag(TIF_POLLING_NRFLAG);
  366. while (get_tb() < start_snooze) {
  367. if (need_resched() || cpu_is_offline(cpu))
  368. goto out;
  369. ppc64_runlatch_off();
  370. HMT_low();
  371. HMT_very_low();
  372. }
  373. HMT_medium();
  374. clear_thread_flag(TIF_POLLING_NRFLAG);
  375. smp_mb();
  376. local_irq_disable();
  377. if (need_resched() || cpu_is_offline(cpu))
  378. goto out;
  379. }
  380. cede_processor();
  381. out:
  382. HMT_medium();
  383. get_lppaca()->idle = 0;
  384. }
  385. static void pseries_shared_idle_sleep(void)
  386. {
  387. /*
  388. * Indicate to the HV that we are idle. Now would be
  389. * a good time to find other work to dispatch.
  390. */
  391. get_lppaca()->idle = 1;
  392. /*
  393. * Yield the processor to the hypervisor. We return if
  394. * an external interrupt occurs (which are driven prior
  395. * to returning here) or if a prod occurs from another
  396. * processor. When returning here, external interrupts
  397. * are enabled.
  398. */
  399. cede_processor();
  400. get_lppaca()->idle = 0;
  401. }
  402. static int pSeries_pci_probe_mode(struct pci_bus *bus)
  403. {
  404. if (firmware_has_feature(FW_FEATURE_LPAR))
  405. return PCI_PROBE_DEVTREE;
  406. return PCI_PROBE_NORMAL;
  407. }
  408. /**
  409. * pSeries_power_off - tell firmware about how to power off the system.
  410. *
  411. * This function calls either the power-off rtas token in normal cases
  412. * or the ibm,power-off-ups token (if present & requested) in case of
  413. * a power failure. If power-off token is used, power on will only be
  414. * possible with power button press. If ibm,power-off-ups token is used
  415. * it will allow auto poweron after power is restored.
  416. */
  417. void pSeries_power_off(void)
  418. {
  419. int rc;
  420. int rtas_poweroff_ups_token = rtas_token("ibm,power-off-ups");
  421. if (rtas_flash_term_hook)
  422. rtas_flash_term_hook(SYS_POWER_OFF);
  423. if (rtas_poweron_auto == 0 ||
  424. rtas_poweroff_ups_token == RTAS_UNKNOWN_SERVICE) {
  425. rc = rtas_call(rtas_token("power-off"), 2, 1, NULL, -1, -1);
  426. printk(KERN_INFO "RTAS power-off returned %d\n", rc);
  427. } else {
  428. rc = rtas_call(rtas_poweroff_ups_token, 0, 1, NULL);
  429. printk(KERN_INFO "RTAS ibm,power-off-ups returned %d\n", rc);
  430. }
  431. for (;;);
  432. }
  433. define_machine(pseries) {
  434. .name = "pSeries",
  435. .probe = pSeries_probe,
  436. .setup_arch = pSeries_setup_arch,
  437. .init_early = pSeries_init_early,
  438. .show_cpuinfo = pSeries_show_cpuinfo,
  439. .log_error = pSeries_log_error,
  440. .pcibios_fixup = pSeries_final_fixup,
  441. .pci_probe_mode = pSeries_pci_probe_mode,
  442. .restart = rtas_restart,
  443. .power_off = pSeries_power_off,
  444. .halt = rtas_halt,
  445. .panic = rtas_os_term,
  446. .get_boot_time = rtas_get_boot_time,
  447. .get_rtc_time = rtas_get_rtc_time,
  448. .set_rtc_time = rtas_set_rtc_time,
  449. .calibrate_decr = generic_calibrate_decr,
  450. .progress = rtas_progress,
  451. .check_legacy_ioport = pSeries_check_legacy_ioport,
  452. .system_reset_exception = pSeries_system_reset_exception,
  453. .machine_check_exception = pSeries_machine_check_exception,
  454. };