kuroboxHD.dts 3.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147
  1. /*
  2. * Device Tree Souce for Buffalo KuroboxHD
  3. *
  4. * Choose CONFIG_LINKSTATION to build a kernel for KuroboxHD, or use
  5. * the default configuration linkstation_defconfig.
  6. *
  7. * Based on sandpoint.dts
  8. *
  9. * 2006 (c) G. Liakhovetski <g.liakhovetski@gmx.de>
  10. *
  11. * This file is licensed under
  12. * the terms of the GNU General Public License version 2. This program
  13. * is licensed "as is" without any warranty of any kind, whether express
  14. * or implied.
  15. XXXX add flash parts, rtc, ??
  16. build with: "dtc -f -I dts -O dtb -o kuroboxHD.dtb -V 16 kuroboxHD.dts"
  17. */
  18. / {
  19. linux,phandle = <1000>;
  20. model = "KuroboxHD";
  21. compatible = "linkstation";
  22. #address-cells = <1>;
  23. #size-cells = <1>;
  24. cpus {
  25. linux,phandle = <2000>;
  26. #cpus = <1>;
  27. #address-cells = <1>;
  28. #size-cells = <0>;
  29. PowerPC,603e { /* Really 8241 */
  30. linux,phandle = <2100>;
  31. device_type = "cpu";
  32. reg = <0>;
  33. clock-frequency = <bebc200>; /* Fixed by bootwrapper */
  34. timebase-frequency = <1743000>; /* Fixed by bootwrapper */
  35. bus-frequency = <0>; /* From bootloader */
  36. /* Following required by dtc but not used */
  37. i-cache-line-size = <0>;
  38. d-cache-line-size = <0>;
  39. i-cache-size = <4000>;
  40. d-cache-size = <4000>;
  41. };
  42. };
  43. memory {
  44. linux,phandle = <3000>;
  45. device_type = "memory";
  46. reg = <00000000 04000000>;
  47. };
  48. soc10x { /* AFAICT need to make soc for 8245's uarts to be defined */
  49. linux,phandle = <4000>;
  50. #address-cells = <1>;
  51. #size-cells = <1>;
  52. #interrupt-cells = <2>;
  53. device_type = "soc";
  54. compatible = "mpc10x";
  55. store-gathering = <0>; /* 0 == off, !0 == on */
  56. reg = <80000000 00100000>;
  57. ranges = <80000000 80000000 70000000 /* pci mem space */
  58. fc000000 fc000000 00100000 /* EUMB */
  59. fe000000 fe000000 00c00000 /* pci i/o space */
  60. fec00000 fec00000 00300000 /* pci cfg regs */
  61. fef00000 fef00000 00100000>; /* pci iack */
  62. i2c@80003000 {
  63. linux,phandle = <4300>;
  64. device_type = "i2c";
  65. compatible = "fsl-i2c";
  66. reg = <80003000 1000>;
  67. interrupts = <5 2>;
  68. interrupt-parent = <4400>;
  69. };
  70. serial@80004500 {
  71. linux,phandle = <4511>;
  72. device_type = "serial";
  73. compatible = "ns16550";
  74. reg = <80004500 8>;
  75. clock-frequency = <5d08d88>;
  76. current-speed = <2580>;
  77. interrupts = <9 2>;
  78. interrupt-parent = <4400>;
  79. };
  80. serial@80004600 {
  81. linux,phandle = <4512>;
  82. device_type = "serial";
  83. compatible = "ns16550";
  84. reg = <80004600 8>;
  85. clock-frequency = <5d08d88>;
  86. current-speed = <e100>;
  87. interrupts = <a 0>;
  88. interrupt-parent = <4400>;
  89. };
  90. pic@80040000 {
  91. linux,phandle = <4400>;
  92. #interrupt-cells = <2>;
  93. #address-cells = <0>;
  94. device_type = "open-pic";
  95. compatible = "chrp,open-pic";
  96. interrupt-controller;
  97. reg = <80040000 40000>;
  98. built-in;
  99. };
  100. pci@fec00000 {
  101. linux,phandle = <4500>;
  102. #address-cells = <3>;
  103. #size-cells = <2>;
  104. #interrupt-cells = <1>;
  105. device_type = "pci";
  106. compatible = "mpc10x-pci";
  107. reg = <fec00000 400000>;
  108. ranges = <01000000 0 0 fe000000 0 00c00000
  109. 02000000 0 80000000 80000000 0 70000000>;
  110. bus-range = <0 ff>;
  111. clock-frequency = <7f28155>;
  112. interrupt-parent = <4400>;
  113. interrupt-map-mask = <f800 0 0 7>;
  114. interrupt-map = <
  115. /* IDSEL 0x11 - IRQ0 ETH */
  116. 5800 0 0 1 4400 0 1
  117. 5800 0 0 2 4400 1 1
  118. 5800 0 0 3 4400 2 1
  119. 5800 0 0 4 4400 3 1
  120. /* IDSEL 0x12 - IRQ1 IDE0 */
  121. 6000 0 0 1 4400 1 1
  122. 6000 0 0 2 4400 2 1
  123. 6000 0 0 3 4400 3 1
  124. 6000 0 0 4 4400 0 1
  125. /* IDSEL 0x14 - IRQ3 USB2.0 */
  126. 7000 0 0 1 4400 3 1
  127. 7000 0 0 2 4400 3 1
  128. 7000 0 0 3 4400 3 1
  129. 7000 0 0 4 4400 3 1
  130. >;
  131. };
  132. };
  133. };