pm.h 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153
  1. /*
  2. * OMAP2/3 Power Management Routines
  3. *
  4. * Copyright (C) 2008 Nokia Corporation
  5. * Jouni Hogander
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. */
  11. #ifndef __ARCH_ARM_MACH_OMAP2_PM_H
  12. #define __ARCH_ARM_MACH_OMAP2_PM_H
  13. #include <linux/err.h>
  14. #include "powerdomain.h"
  15. extern void *omap3_secure_ram_storage;
  16. extern void omap3_pm_off_mode_enable(int);
  17. extern void omap_sram_idle(void);
  18. extern int omap3_can_sleep(void);
  19. extern int omap_set_pwrdm_state(struct powerdomain *pwrdm, u32 state);
  20. extern int omap3_idle_init(void);
  21. #if defined(CONFIG_PM_OPP)
  22. extern int omap3_opp_init(void);
  23. extern int omap4_opp_init(void);
  24. #else
  25. static inline int omap3_opp_init(void)
  26. {
  27. return -EINVAL;
  28. }
  29. static inline int omap4_opp_init(void)
  30. {
  31. return -EINVAL;
  32. }
  33. #endif
  34. /*
  35. * cpuidle mach specific parameters
  36. *
  37. * The board code can override the default C-states definition using
  38. * omap3_pm_init_cpuidle
  39. */
  40. struct cpuidle_params {
  41. u32 exit_latency; /* exit_latency = sleep + wake-up latencies */
  42. u32 target_residency;
  43. u8 valid; /* validates the C-state */
  44. };
  45. #if defined(CONFIG_PM) && defined(CONFIG_CPU_IDLE)
  46. extern void omap3_pm_init_cpuidle(struct cpuidle_params *cpuidle_board_params);
  47. #else
  48. static
  49. inline void omap3_pm_init_cpuidle(struct cpuidle_params *cpuidle_board_params)
  50. {
  51. }
  52. #endif
  53. extern int omap3_pm_get_suspend_state(struct powerdomain *pwrdm);
  54. extern int omap3_pm_set_suspend_state(struct powerdomain *pwrdm, int state);
  55. extern u32 wakeup_timer_seconds;
  56. extern u32 wakeup_timer_milliseconds;
  57. extern struct omap_dm_timer *gptimer_wakeup;
  58. #ifdef CONFIG_PM_DEBUG
  59. extern void omap2_pm_dump(int mode, int resume, unsigned int us);
  60. extern void omap2_pm_wakeup_on_timer(u32 seconds, u32 milliseconds);
  61. extern int omap2_pm_debug;
  62. extern u32 enable_off_mode;
  63. extern u32 sleep_while_idle;
  64. #else
  65. #define omap2_pm_dump(mode, resume, us) do {} while (0);
  66. #define omap2_pm_wakeup_on_timer(seconds, milliseconds) do {} while (0);
  67. #define omap2_pm_debug 0
  68. #define enable_off_mode 0
  69. #define sleep_while_idle 0
  70. #endif
  71. #if defined(CONFIG_PM_DEBUG) && defined(CONFIG_DEBUG_FS)
  72. extern void pm_dbg_update_time(struct powerdomain *pwrdm, int prev);
  73. extern int pm_dbg_regset_save(int reg_set);
  74. extern int pm_dbg_regset_init(int reg_set);
  75. #else
  76. #define pm_dbg_update_time(pwrdm, prev) do {} while (0);
  77. #define pm_dbg_regset_save(reg_set) do {} while (0);
  78. #define pm_dbg_regset_init(reg_set) do {} while (0);
  79. #endif /* CONFIG_PM_DEBUG */
  80. /* 24xx */
  81. extern void omap24xx_idle_loop_suspend(void);
  82. extern unsigned int omap24xx_idle_loop_suspend_sz;
  83. extern void omap24xx_cpu_suspend(u32 dll_ctrl, void __iomem *sdrc_dlla_ctrl,
  84. void __iomem *sdrc_power);
  85. extern unsigned int omap24xx_cpu_suspend_sz;
  86. /* 3xxx */
  87. extern void omap34xx_cpu_suspend(int save_state);
  88. /* omap3_do_wfi function pointer and size, for copy to SRAM */
  89. extern void omap3_do_wfi(void);
  90. extern unsigned int omap3_do_wfi_sz;
  91. /* ... and its pointer from SRAM after copy */
  92. extern void (*omap3_do_wfi_sram)(void);
  93. /* save_secure_ram_context function pointer and size, for copy to SRAM */
  94. extern int save_secure_ram_context(u32 *addr);
  95. extern unsigned int save_secure_ram_context_sz;
  96. extern void omap3_save_scratchpad_contents(void);
  97. #define PM_RTA_ERRATUM_i608 (1 << 0)
  98. #define PM_SDRC_WAKEUP_ERRATUM_i583 (1 << 1)
  99. #if defined(CONFIG_PM) && defined(CONFIG_ARCH_OMAP3)
  100. extern u16 pm34xx_errata;
  101. #define IS_PM34XX_ERRATUM(id) (pm34xx_errata & (id))
  102. extern void enable_omap3630_toggle_l2_on_restore(void);
  103. #else
  104. #define IS_PM34XX_ERRATUM(id) 0
  105. static inline void enable_omap3630_toggle_l2_on_restore(void) { }
  106. #endif /* defined(CONFIG_PM) && defined(CONFIG_ARCH_OMAP3) */
  107. #ifdef CONFIG_OMAP_SMARTREFLEX
  108. extern int omap_devinit_smartreflex(void);
  109. extern void omap_enable_smartreflex_on_init(void);
  110. #else
  111. static inline int omap_devinit_smartreflex(void)
  112. {
  113. return -EINVAL;
  114. }
  115. static inline void omap_enable_smartreflex_on_init(void) {}
  116. #endif
  117. #ifdef CONFIG_TWL4030_CORE
  118. extern int omap3_twl_init(void);
  119. extern int omap4_twl_init(void);
  120. extern int omap3_twl_set_sr_bit(bool enable);
  121. #else
  122. static inline int omap3_twl_init(void)
  123. {
  124. return -EINVAL;
  125. }
  126. static inline int omap4_twl_init(void)
  127. {
  128. return -EINVAL;
  129. }
  130. #endif
  131. #endif