exynos4.dtsi 8.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359
  1. /*
  2. * Samsung's Exynos4 SoC series common device tree source
  3. *
  4. * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
  5. * http://www.samsung.com
  6. * Copyright (c) 2010-2011 Linaro Ltd.
  7. * www.linaro.org
  8. *
  9. * Samsung's Exynos4 SoC series device nodes are listed in this file. Particular
  10. * SoCs from Exynos4 series can include this file and provide values for SoCs
  11. * specfic bindings.
  12. *
  13. * Note: This file does not include device nodes for all the controllers in
  14. * Exynos4 SoCs. As device tree coverage for Exynos4 increases, additional
  15. * nodes can be added to this file.
  16. *
  17. * This program is free software; you can redistribute it and/or modify
  18. * it under the terms of the GNU General Public License version 2 as
  19. * published by the Free Software Foundation.
  20. */
  21. /include/ "skeleton.dtsi"
  22. / {
  23. interrupt-parent = <&gic>;
  24. aliases {
  25. spi0 = &spi_0;
  26. spi1 = &spi_1;
  27. spi2 = &spi_2;
  28. i2c0 = &i2c_0;
  29. i2c1 = &i2c_1;
  30. i2c2 = &i2c_2;
  31. i2c3 = &i2c_3;
  32. i2c4 = &i2c_4;
  33. i2c5 = &i2c_5;
  34. i2c6 = &i2c_6;
  35. i2c7 = &i2c_7;
  36. };
  37. pd_mfc: mfc-power-domain@10023C40 {
  38. compatible = "samsung,exynos4210-pd";
  39. reg = <0x10023C40 0x20>;
  40. };
  41. pd_g3d: g3d-power-domain@10023C60 {
  42. compatible = "samsung,exynos4210-pd";
  43. reg = <0x10023C60 0x20>;
  44. };
  45. pd_lcd0: lcd0-power-domain@10023C80 {
  46. compatible = "samsung,exynos4210-pd";
  47. reg = <0x10023C80 0x20>;
  48. };
  49. pd_tv: tv-power-domain@10023C20 {
  50. compatible = "samsung,exynos4210-pd";
  51. reg = <0x10023C20 0x20>;
  52. };
  53. pd_cam: cam-power-domain@10023C00 {
  54. compatible = "samsung,exynos4210-pd";
  55. reg = <0x10023C00 0x20>;
  56. };
  57. pd_gps: gps-power-domain@10023CE0 {
  58. compatible = "samsung,exynos4210-pd";
  59. reg = <0x10023CE0 0x20>;
  60. };
  61. gic:interrupt-controller@10490000 {
  62. compatible = "arm,cortex-a9-gic";
  63. #interrupt-cells = <3>;
  64. interrupt-controller;
  65. reg = <0x10490000 0x1000>, <0x10480000 0x100>;
  66. };
  67. combiner:interrupt-controller@10440000 {
  68. compatible = "samsung,exynos4210-combiner";
  69. #interrupt-cells = <2>;
  70. interrupt-controller;
  71. reg = <0x10440000 0x1000>;
  72. };
  73. watchdog@10060000 {
  74. compatible = "samsung,s3c2410-wdt";
  75. reg = <0x10060000 0x100>;
  76. interrupts = <0 43 0>;
  77. clocks = <&clock 345>;
  78. clock-names = "watchdog";
  79. status = "disabled";
  80. };
  81. rtc@10070000 {
  82. compatible = "samsung,s3c6410-rtc";
  83. reg = <0x10070000 0x100>;
  84. interrupts = <0 44 0>, <0 45 0>;
  85. clocks = <&clock 346>;
  86. clock-names = "rtc";
  87. status = "disabled";
  88. };
  89. keypad@100A0000 {
  90. compatible = "samsung,s5pv210-keypad";
  91. reg = <0x100A0000 0x100>;
  92. interrupts = <0 109 0>;
  93. clocks = <&clock 347>;
  94. clock-names = "keypad";
  95. status = "disabled";
  96. };
  97. sdhci@12510000 {
  98. compatible = "samsung,exynos4210-sdhci";
  99. reg = <0x12510000 0x100>;
  100. interrupts = <0 73 0>;
  101. clocks = <&clock 297>, <&clock 145>;
  102. clock-names = "hsmmc", "mmc_busclk.2";
  103. status = "disabled";
  104. };
  105. sdhci@12520000 {
  106. compatible = "samsung,exynos4210-sdhci";
  107. reg = <0x12520000 0x100>;
  108. interrupts = <0 74 0>;
  109. clocks = <&clock 298>, <&clock 146>;
  110. clock-names = "hsmmc", "mmc_busclk.2";
  111. status = "disabled";
  112. };
  113. sdhci@12530000 {
  114. compatible = "samsung,exynos4210-sdhci";
  115. reg = <0x12530000 0x100>;
  116. interrupts = <0 75 0>;
  117. clocks = <&clock 299>, <&clock 147>;
  118. clock-names = "hsmmc", "mmc_busclk.2";
  119. status = "disabled";
  120. };
  121. sdhci@12540000 {
  122. compatible = "samsung,exynos4210-sdhci";
  123. reg = <0x12540000 0x100>;
  124. interrupts = <0 76 0>;
  125. clocks = <&clock 300>, <&clock 148>;
  126. clock-names = "hsmmc", "mmc_busclk.2";
  127. status = "disabled";
  128. };
  129. mfc: codec@13400000 {
  130. compatible = "samsung,mfc-v5";
  131. reg = <0x13400000 0x10000>;
  132. interrupts = <0 94 0>;
  133. samsung,power-domain = <&pd_mfc>;
  134. status = "disabled";
  135. };
  136. serial@13800000 {
  137. compatible = "samsung,exynos4210-uart";
  138. reg = <0x13800000 0x100>;
  139. interrupts = <0 52 0>;
  140. clocks = <&clock 312>, <&clock 151>;
  141. clock-names = "uart", "clk_uart_baud0";
  142. status = "disabled";
  143. };
  144. serial@13810000 {
  145. compatible = "samsung,exynos4210-uart";
  146. reg = <0x13810000 0x100>;
  147. interrupts = <0 53 0>;
  148. clocks = <&clock 313>, <&clock 152>;
  149. clock-names = "uart", "clk_uart_baud0";
  150. status = "disabled";
  151. };
  152. serial@13820000 {
  153. compatible = "samsung,exynos4210-uart";
  154. reg = <0x13820000 0x100>;
  155. interrupts = <0 54 0>;
  156. clocks = <&clock 314>, <&clock 153>;
  157. clock-names = "uart", "clk_uart_baud0";
  158. status = "disabled";
  159. };
  160. serial@13830000 {
  161. compatible = "samsung,exynos4210-uart";
  162. reg = <0x13830000 0x100>;
  163. interrupts = <0 55 0>;
  164. clocks = <&clock 315>, <&clock 154>;
  165. clock-names = "uart", "clk_uart_baud0";
  166. status = "disabled";
  167. };
  168. i2c_0: i2c@13860000 {
  169. #address-cells = <1>;
  170. #size-cells = <0>;
  171. compatible = "samsung,s3c2440-i2c";
  172. reg = <0x13860000 0x100>;
  173. interrupts = <0 58 0>;
  174. clocks = <&clock 317>;
  175. clock-names = "i2c";
  176. status = "disabled";
  177. };
  178. i2c_1: i2c@13870000 {
  179. #address-cells = <1>;
  180. #size-cells = <0>;
  181. compatible = "samsung,s3c2440-i2c";
  182. reg = <0x13870000 0x100>;
  183. interrupts = <0 59 0>;
  184. clocks = <&clock 318>;
  185. clock-names = "i2c";
  186. status = "disabled";
  187. };
  188. i2c_2: i2c@13880000 {
  189. #address-cells = <1>;
  190. #size-cells = <0>;
  191. compatible = "samsung,s3c2440-i2c";
  192. reg = <0x13880000 0x100>;
  193. interrupts = <0 60 0>;
  194. clocks = <&clock 319>;
  195. clock-names = "i2c";
  196. status = "disabled";
  197. };
  198. i2c_3: i2c@13890000 {
  199. #address-cells = <1>;
  200. #size-cells = <0>;
  201. compatible = "samsung,s3c2440-i2c";
  202. reg = <0x13890000 0x100>;
  203. interrupts = <0 61 0>;
  204. clocks = <&clock 320>;
  205. clock-names = "i2c";
  206. status = "disabled";
  207. };
  208. i2c_4: i2c@138A0000 {
  209. #address-cells = <1>;
  210. #size-cells = <0>;
  211. compatible = "samsung,s3c2440-i2c";
  212. reg = <0x138A0000 0x100>;
  213. interrupts = <0 62 0>;
  214. clocks = <&clock 321>;
  215. clock-names = "i2c";
  216. status = "disabled";
  217. };
  218. i2c_5: i2c@138B0000 {
  219. #address-cells = <1>;
  220. #size-cells = <0>;
  221. compatible = "samsung,s3c2440-i2c";
  222. reg = <0x138B0000 0x100>;
  223. interrupts = <0 63 0>;
  224. clocks = <&clock 322>;
  225. clock-names = "i2c";
  226. status = "disabled";
  227. };
  228. i2c_6: i2c@138C0000 {
  229. #address-cells = <1>;
  230. #size-cells = <0>;
  231. compatible = "samsung,s3c2440-i2c";
  232. reg = <0x138C0000 0x100>;
  233. interrupts = <0 64 0>;
  234. clocks = <&clock 323>;
  235. clock-names = "i2c";
  236. status = "disabled";
  237. };
  238. i2c_7: i2c@138D0000 {
  239. #address-cells = <1>;
  240. #size-cells = <0>;
  241. compatible = "samsung,s3c2440-i2c";
  242. reg = <0x138D0000 0x100>;
  243. interrupts = <0 65 0>;
  244. clocks = <&clock 324>;
  245. clock-names = "i2c";
  246. status = "disabled";
  247. };
  248. spi_0: spi@13920000 {
  249. compatible = "samsung,exynos4210-spi";
  250. reg = <0x13920000 0x100>;
  251. interrupts = <0 66 0>;
  252. tx-dma-channel = <&pdma0 7>; /* preliminary */
  253. rx-dma-channel = <&pdma0 6>; /* preliminary */
  254. #address-cells = <1>;
  255. #size-cells = <0>;
  256. clocks = <&clock 327>, <&clock 159>;
  257. clock-names = "spi", "spi_busclk0";
  258. status = "disabled";
  259. };
  260. spi_1: spi@13930000 {
  261. compatible = "samsung,exynos4210-spi";
  262. reg = <0x13930000 0x100>;
  263. interrupts = <0 67 0>;
  264. tx-dma-channel = <&pdma1 7>; /* preliminary */
  265. rx-dma-channel = <&pdma1 6>; /* preliminary */
  266. #address-cells = <1>;
  267. #size-cells = <0>;
  268. clocks = <&clock 328>, <&clock 160>;
  269. clock-names = "spi", "spi_busclk0";
  270. status = "disabled";
  271. };
  272. spi_2: spi@13940000 {
  273. compatible = "samsung,exynos4210-spi";
  274. reg = <0x13940000 0x100>;
  275. interrupts = <0 68 0>;
  276. tx-dma-channel = <&pdma0 9>; /* preliminary */
  277. rx-dma-channel = <&pdma0 8>; /* preliminary */
  278. #address-cells = <1>;
  279. #size-cells = <0>;
  280. clocks = <&clock 329>, <&clock 161>;
  281. clock-names = "spi", "spi_busclk0";
  282. status = "disabled";
  283. };
  284. amba {
  285. #address-cells = <1>;
  286. #size-cells = <1>;
  287. compatible = "arm,amba-bus";
  288. interrupt-parent = <&gic>;
  289. ranges;
  290. pdma0: pdma@12680000 {
  291. compatible = "arm,pl330", "arm,primecell";
  292. reg = <0x12680000 0x1000>;
  293. interrupts = <0 35 0>;
  294. clocks = <&clock 292>;
  295. clock-names = "apb_pclk";
  296. #dma-cells = <1>;
  297. #dma-channels = <8>;
  298. #dma-requests = <32>;
  299. };
  300. pdma1: pdma@12690000 {
  301. compatible = "arm,pl330", "arm,primecell";
  302. reg = <0x12690000 0x1000>;
  303. interrupts = <0 36 0>;
  304. clocks = <&clock 293>;
  305. clock-names = "apb_pclk";
  306. #dma-cells = <1>;
  307. #dma-channels = <8>;
  308. #dma-requests = <32>;
  309. };
  310. mdma1: mdma@12850000 {
  311. compatible = "arm,pl330", "arm,primecell";
  312. reg = <0x12850000 0x1000>;
  313. interrupts = <0 34 0>;
  314. clocks = <&clock 279>;
  315. clock-names = "apb_pclk";
  316. #dma-cells = <1>;
  317. #dma-channels = <8>;
  318. #dma-requests = <1>;
  319. };
  320. };
  321. };