wm8750.c 25 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872
  1. /*
  2. * wm8750.c -- WM8750 ALSA SoC audio driver
  3. *
  4. * Copyright 2005 Openedhand Ltd.
  5. *
  6. * Author: Richard Purdie <richard@openedhand.com>
  7. *
  8. * Based on WM8753.c
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License version 2 as
  12. * published by the Free Software Foundation.
  13. */
  14. #include <linux/module.h>
  15. #include <linux/moduleparam.h>
  16. #include <linux/init.h>
  17. #include <linux/delay.h>
  18. #include <linux/pm.h>
  19. #include <linux/i2c.h>
  20. #include <linux/platform_device.h>
  21. #include <linux/spi/spi.h>
  22. #include <linux/slab.h>
  23. #include <sound/core.h>
  24. #include <sound/pcm.h>
  25. #include <sound/pcm_params.h>
  26. #include <sound/soc.h>
  27. #include <sound/soc-dapm.h>
  28. #include <sound/initval.h>
  29. #include "wm8750.h"
  30. /*
  31. * wm8750 register cache
  32. * We can't read the WM8750 register space when we
  33. * are using 2 wire for device control, so we cache them instead.
  34. */
  35. static const u16 wm8750_reg[] = {
  36. 0x0097, 0x0097, 0x0079, 0x0079, /* 0 */
  37. 0x0000, 0x0008, 0x0000, 0x000a, /* 4 */
  38. 0x0000, 0x0000, 0x00ff, 0x00ff, /* 8 */
  39. 0x000f, 0x000f, 0x0000, 0x0000, /* 12 */
  40. 0x0000, 0x007b, 0x0000, 0x0032, /* 16 */
  41. 0x0000, 0x00c3, 0x00c3, 0x00c0, /* 20 */
  42. 0x0000, 0x0000, 0x0000, 0x0000, /* 24 */
  43. 0x0000, 0x0000, 0x0000, 0x0000, /* 28 */
  44. 0x0000, 0x0000, 0x0050, 0x0050, /* 32 */
  45. 0x0050, 0x0050, 0x0050, 0x0050, /* 36 */
  46. 0x0079, 0x0079, 0x0079, /* 40 */
  47. };
  48. /* codec private data */
  49. struct wm8750_priv {
  50. unsigned int sysclk;
  51. enum snd_soc_control_type control_type;
  52. u16 reg_cache[ARRAY_SIZE(wm8750_reg)];
  53. };
  54. #define wm8750_reset(c) snd_soc_write(c, WM8750_RESET, 0)
  55. /*
  56. * WM8750 Controls
  57. */
  58. static const char *wm8750_bass[] = {"Linear Control", "Adaptive Boost"};
  59. static const char *wm8750_bass_filter[] = { "130Hz @ 48kHz", "200Hz @ 48kHz" };
  60. static const char *wm8750_treble[] = {"8kHz", "4kHz"};
  61. static const char *wm8750_3d_lc[] = {"200Hz", "500Hz"};
  62. static const char *wm8750_3d_uc[] = {"2.2kHz", "1.5kHz"};
  63. static const char *wm8750_3d_func[] = {"Capture", "Playback"};
  64. static const char *wm8750_alc_func[] = {"Off", "Right", "Left", "Stereo"};
  65. static const char *wm8750_ng_type[] = {"Constant PGA Gain",
  66. "Mute ADC Output"};
  67. static const char *wm8750_line_mux[] = {"Line 1", "Line 2", "Line 3", "PGA",
  68. "Differential"};
  69. static const char *wm8750_pga_sel[] = {"Line 1", "Line 2", "Line 3",
  70. "Differential"};
  71. static const char *wm8750_out3[] = {"VREF", "ROUT1 + Vol", "MonoOut",
  72. "ROUT1"};
  73. static const char *wm8750_diff_sel[] = {"Line 1", "Line 2"};
  74. static const char *wm8750_adcpol[] = {"Normal", "L Invert", "R Invert",
  75. "L + R Invert"};
  76. static const char *wm8750_deemph[] = {"None", "32Khz", "44.1Khz", "48Khz"};
  77. static const char *wm8750_mono_mux[] = {"Stereo", "Mono (Left)",
  78. "Mono (Right)", "Digital Mono"};
  79. static const struct soc_enum wm8750_enum[] = {
  80. SOC_ENUM_SINGLE(WM8750_BASS, 7, 2, wm8750_bass),
  81. SOC_ENUM_SINGLE(WM8750_BASS, 6, 2, wm8750_bass_filter),
  82. SOC_ENUM_SINGLE(WM8750_TREBLE, 6, 2, wm8750_treble),
  83. SOC_ENUM_SINGLE(WM8750_3D, 5, 2, wm8750_3d_lc),
  84. SOC_ENUM_SINGLE(WM8750_3D, 6, 2, wm8750_3d_uc),
  85. SOC_ENUM_SINGLE(WM8750_3D, 7, 2, wm8750_3d_func),
  86. SOC_ENUM_SINGLE(WM8750_ALC1, 7, 4, wm8750_alc_func),
  87. SOC_ENUM_SINGLE(WM8750_NGATE, 1, 2, wm8750_ng_type),
  88. SOC_ENUM_SINGLE(WM8750_LOUTM1, 0, 5, wm8750_line_mux),
  89. SOC_ENUM_SINGLE(WM8750_ROUTM1, 0, 5, wm8750_line_mux),
  90. SOC_ENUM_SINGLE(WM8750_LADCIN, 6, 4, wm8750_pga_sel), /* 10 */
  91. SOC_ENUM_SINGLE(WM8750_RADCIN, 6, 4, wm8750_pga_sel),
  92. SOC_ENUM_SINGLE(WM8750_ADCTL2, 7, 4, wm8750_out3),
  93. SOC_ENUM_SINGLE(WM8750_ADCIN, 8, 2, wm8750_diff_sel),
  94. SOC_ENUM_SINGLE(WM8750_ADCDAC, 5, 4, wm8750_adcpol),
  95. SOC_ENUM_SINGLE(WM8750_ADCDAC, 1, 4, wm8750_deemph),
  96. SOC_ENUM_SINGLE(WM8750_ADCIN, 6, 4, wm8750_mono_mux), /* 16 */
  97. };
  98. static const struct snd_kcontrol_new wm8750_snd_controls[] = {
  99. SOC_DOUBLE_R("Capture Volume", WM8750_LINVOL, WM8750_RINVOL, 0, 63, 0),
  100. SOC_DOUBLE_R("Capture ZC Switch", WM8750_LINVOL, WM8750_RINVOL, 6, 1, 0),
  101. SOC_DOUBLE_R("Capture Switch", WM8750_LINVOL, WM8750_RINVOL, 7, 1, 1),
  102. SOC_DOUBLE_R("Headphone Playback ZC Switch", WM8750_LOUT1V,
  103. WM8750_ROUT1V, 7, 1, 0),
  104. SOC_DOUBLE_R("Speaker Playback ZC Switch", WM8750_LOUT2V,
  105. WM8750_ROUT2V, 7, 1, 0),
  106. SOC_ENUM("Playback De-emphasis", wm8750_enum[15]),
  107. SOC_ENUM("Capture Polarity", wm8750_enum[14]),
  108. SOC_SINGLE("Playback 6dB Attenuate", WM8750_ADCDAC, 7, 1, 0),
  109. SOC_SINGLE("Capture 6dB Attenuate", WM8750_ADCDAC, 8, 1, 0),
  110. SOC_DOUBLE_R("PCM Volume", WM8750_LDAC, WM8750_RDAC, 0, 255, 0),
  111. SOC_ENUM("Bass Boost", wm8750_enum[0]),
  112. SOC_ENUM("Bass Filter", wm8750_enum[1]),
  113. SOC_SINGLE("Bass Volume", WM8750_BASS, 0, 15, 1),
  114. SOC_SINGLE("Treble Volume", WM8750_TREBLE, 0, 15, 1),
  115. SOC_ENUM("Treble Cut-off", wm8750_enum[2]),
  116. SOC_SINGLE("3D Switch", WM8750_3D, 0, 1, 0),
  117. SOC_SINGLE("3D Volume", WM8750_3D, 1, 15, 0),
  118. SOC_ENUM("3D Lower Cut-off", wm8750_enum[3]),
  119. SOC_ENUM("3D Upper Cut-off", wm8750_enum[4]),
  120. SOC_ENUM("3D Mode", wm8750_enum[5]),
  121. SOC_SINGLE("ALC Capture Target Volume", WM8750_ALC1, 0, 7, 0),
  122. SOC_SINGLE("ALC Capture Max Volume", WM8750_ALC1, 4, 7, 0),
  123. SOC_ENUM("ALC Capture Function", wm8750_enum[6]),
  124. SOC_SINGLE("ALC Capture ZC Switch", WM8750_ALC2, 7, 1, 0),
  125. SOC_SINGLE("ALC Capture Hold Time", WM8750_ALC2, 0, 15, 0),
  126. SOC_SINGLE("ALC Capture Decay Time", WM8750_ALC3, 4, 15, 0),
  127. SOC_SINGLE("ALC Capture Attack Time", WM8750_ALC3, 0, 15, 0),
  128. SOC_SINGLE("ALC Capture NG Threshold", WM8750_NGATE, 3, 31, 0),
  129. SOC_ENUM("ALC Capture NG Type", wm8750_enum[4]),
  130. SOC_SINGLE("ALC Capture NG Switch", WM8750_NGATE, 0, 1, 0),
  131. SOC_SINGLE("Left ADC Capture Volume", WM8750_LADC, 0, 255, 0),
  132. SOC_SINGLE("Right ADC Capture Volume", WM8750_RADC, 0, 255, 0),
  133. SOC_SINGLE("ZC Timeout Switch", WM8750_ADCTL1, 0, 1, 0),
  134. SOC_SINGLE("Playback Invert Switch", WM8750_ADCTL1, 1, 1, 0),
  135. SOC_SINGLE("Right Speaker Playback Invert Switch", WM8750_ADCTL2, 4, 1, 0),
  136. /* Unimplemented */
  137. /* ADCDAC Bit 0 - ADCHPD */
  138. /* ADCDAC Bit 4 - HPOR */
  139. /* ADCTL1 Bit 2,3 - DATSEL */
  140. /* ADCTL1 Bit 4,5 - DMONOMIX */
  141. /* ADCTL1 Bit 6,7 - VSEL */
  142. /* ADCTL2 Bit 2 - LRCM */
  143. /* ADCTL2 Bit 3 - TRI */
  144. /* ADCTL3 Bit 5 - HPFLREN */
  145. /* ADCTL3 Bit 6 - VROI */
  146. /* ADCTL3 Bit 7,8 - ADCLRM */
  147. /* ADCIN Bit 4 - LDCM */
  148. /* ADCIN Bit 5 - RDCM */
  149. SOC_DOUBLE_R("Mic Boost", WM8750_LADCIN, WM8750_RADCIN, 4, 3, 0),
  150. SOC_DOUBLE_R("Bypass Left Playback Volume", WM8750_LOUTM1,
  151. WM8750_LOUTM2, 4, 7, 1),
  152. SOC_DOUBLE_R("Bypass Right Playback Volume", WM8750_ROUTM1,
  153. WM8750_ROUTM2, 4, 7, 1),
  154. SOC_DOUBLE_R("Bypass Mono Playback Volume", WM8750_MOUTM1,
  155. WM8750_MOUTM2, 4, 7, 1),
  156. SOC_SINGLE("Mono Playback ZC Switch", WM8750_MOUTV, 7, 1, 0),
  157. SOC_DOUBLE_R("Headphone Playback Volume", WM8750_LOUT1V, WM8750_ROUT1V,
  158. 0, 127, 0),
  159. SOC_DOUBLE_R("Speaker Playback Volume", WM8750_LOUT2V, WM8750_ROUT2V,
  160. 0, 127, 0),
  161. SOC_SINGLE("Mono Playback Volume", WM8750_MOUTV, 0, 127, 0),
  162. };
  163. /*
  164. * DAPM Controls
  165. */
  166. /* Left Mixer */
  167. static const struct snd_kcontrol_new wm8750_left_mixer_controls[] = {
  168. SOC_DAPM_SINGLE("Playback Switch", WM8750_LOUTM1, 8, 1, 0),
  169. SOC_DAPM_SINGLE("Left Bypass Switch", WM8750_LOUTM1, 7, 1, 0),
  170. SOC_DAPM_SINGLE("Right Playback Switch", WM8750_LOUTM2, 8, 1, 0),
  171. SOC_DAPM_SINGLE("Right Bypass Switch", WM8750_LOUTM2, 7, 1, 0),
  172. };
  173. /* Right Mixer */
  174. static const struct snd_kcontrol_new wm8750_right_mixer_controls[] = {
  175. SOC_DAPM_SINGLE("Left Playback Switch", WM8750_ROUTM1, 8, 1, 0),
  176. SOC_DAPM_SINGLE("Left Bypass Switch", WM8750_ROUTM1, 7, 1, 0),
  177. SOC_DAPM_SINGLE("Playback Switch", WM8750_ROUTM2, 8, 1, 0),
  178. SOC_DAPM_SINGLE("Right Bypass Switch", WM8750_ROUTM2, 7, 1, 0),
  179. };
  180. /* Mono Mixer */
  181. static const struct snd_kcontrol_new wm8750_mono_mixer_controls[] = {
  182. SOC_DAPM_SINGLE("Left Playback Switch", WM8750_MOUTM1, 8, 1, 0),
  183. SOC_DAPM_SINGLE("Left Bypass Switch", WM8750_MOUTM1, 7, 1, 0),
  184. SOC_DAPM_SINGLE("Right Playback Switch", WM8750_MOUTM2, 8, 1, 0),
  185. SOC_DAPM_SINGLE("Right Bypass Switch", WM8750_MOUTM2, 7, 1, 0),
  186. };
  187. /* Left Line Mux */
  188. static const struct snd_kcontrol_new wm8750_left_line_controls =
  189. SOC_DAPM_ENUM("Route", wm8750_enum[8]);
  190. /* Right Line Mux */
  191. static const struct snd_kcontrol_new wm8750_right_line_controls =
  192. SOC_DAPM_ENUM("Route", wm8750_enum[9]);
  193. /* Left PGA Mux */
  194. static const struct snd_kcontrol_new wm8750_left_pga_controls =
  195. SOC_DAPM_ENUM("Route", wm8750_enum[10]);
  196. /* Right PGA Mux */
  197. static const struct snd_kcontrol_new wm8750_right_pga_controls =
  198. SOC_DAPM_ENUM("Route", wm8750_enum[11]);
  199. /* Out 3 Mux */
  200. static const struct snd_kcontrol_new wm8750_out3_controls =
  201. SOC_DAPM_ENUM("Route", wm8750_enum[12]);
  202. /* Differential Mux */
  203. static const struct snd_kcontrol_new wm8750_diffmux_controls =
  204. SOC_DAPM_ENUM("Route", wm8750_enum[13]);
  205. /* Mono ADC Mux */
  206. static const struct snd_kcontrol_new wm8750_monomux_controls =
  207. SOC_DAPM_ENUM("Route", wm8750_enum[16]);
  208. static const struct snd_soc_dapm_widget wm8750_dapm_widgets[] = {
  209. SND_SOC_DAPM_MIXER("Left Mixer", SND_SOC_NOPM, 0, 0,
  210. &wm8750_left_mixer_controls[0],
  211. ARRAY_SIZE(wm8750_left_mixer_controls)),
  212. SND_SOC_DAPM_MIXER("Right Mixer", SND_SOC_NOPM, 0, 0,
  213. &wm8750_right_mixer_controls[0],
  214. ARRAY_SIZE(wm8750_right_mixer_controls)),
  215. SND_SOC_DAPM_MIXER("Mono Mixer", WM8750_PWR2, 2, 0,
  216. &wm8750_mono_mixer_controls[0],
  217. ARRAY_SIZE(wm8750_mono_mixer_controls)),
  218. SND_SOC_DAPM_PGA("Right Out 2", WM8750_PWR2, 3, 0, NULL, 0),
  219. SND_SOC_DAPM_PGA("Left Out 2", WM8750_PWR2, 4, 0, NULL, 0),
  220. SND_SOC_DAPM_PGA("Right Out 1", WM8750_PWR2, 5, 0, NULL, 0),
  221. SND_SOC_DAPM_PGA("Left Out 1", WM8750_PWR2, 6, 0, NULL, 0),
  222. SND_SOC_DAPM_DAC("Right DAC", "Right Playback", WM8750_PWR2, 7, 0),
  223. SND_SOC_DAPM_DAC("Left DAC", "Left Playback", WM8750_PWR2, 8, 0),
  224. SND_SOC_DAPM_MICBIAS("Mic Bias", WM8750_PWR1, 1, 0),
  225. SND_SOC_DAPM_ADC("Right ADC", "Right Capture", WM8750_PWR1, 2, 0),
  226. SND_SOC_DAPM_ADC("Left ADC", "Left Capture", WM8750_PWR1, 3, 0),
  227. SND_SOC_DAPM_MUX("Left PGA Mux", WM8750_PWR1, 5, 0,
  228. &wm8750_left_pga_controls),
  229. SND_SOC_DAPM_MUX("Right PGA Mux", WM8750_PWR1, 4, 0,
  230. &wm8750_right_pga_controls),
  231. SND_SOC_DAPM_MUX("Left Line Mux", SND_SOC_NOPM, 0, 0,
  232. &wm8750_left_line_controls),
  233. SND_SOC_DAPM_MUX("Right Line Mux", SND_SOC_NOPM, 0, 0,
  234. &wm8750_right_line_controls),
  235. SND_SOC_DAPM_MUX("Out3 Mux", SND_SOC_NOPM, 0, 0, &wm8750_out3_controls),
  236. SND_SOC_DAPM_PGA("Out 3", WM8750_PWR2, 1, 0, NULL, 0),
  237. SND_SOC_DAPM_PGA("Mono Out 1", WM8750_PWR2, 2, 0, NULL, 0),
  238. SND_SOC_DAPM_MUX("Differential Mux", SND_SOC_NOPM, 0, 0,
  239. &wm8750_diffmux_controls),
  240. SND_SOC_DAPM_MUX("Left ADC Mux", SND_SOC_NOPM, 0, 0,
  241. &wm8750_monomux_controls),
  242. SND_SOC_DAPM_MUX("Right ADC Mux", SND_SOC_NOPM, 0, 0,
  243. &wm8750_monomux_controls),
  244. SND_SOC_DAPM_OUTPUT("LOUT1"),
  245. SND_SOC_DAPM_OUTPUT("ROUT1"),
  246. SND_SOC_DAPM_OUTPUT("LOUT2"),
  247. SND_SOC_DAPM_OUTPUT("ROUT2"),
  248. SND_SOC_DAPM_OUTPUT("MONO1"),
  249. SND_SOC_DAPM_OUTPUT("OUT3"),
  250. SND_SOC_DAPM_OUTPUT("VREF"),
  251. SND_SOC_DAPM_INPUT("LINPUT1"),
  252. SND_SOC_DAPM_INPUT("LINPUT2"),
  253. SND_SOC_DAPM_INPUT("LINPUT3"),
  254. SND_SOC_DAPM_INPUT("RINPUT1"),
  255. SND_SOC_DAPM_INPUT("RINPUT2"),
  256. SND_SOC_DAPM_INPUT("RINPUT3"),
  257. };
  258. static const struct snd_soc_dapm_route audio_map[] = {
  259. /* left mixer */
  260. {"Left Mixer", "Playback Switch", "Left DAC"},
  261. {"Left Mixer", "Left Bypass Switch", "Left Line Mux"},
  262. {"Left Mixer", "Right Playback Switch", "Right DAC"},
  263. {"Left Mixer", "Right Bypass Switch", "Right Line Mux"},
  264. /* right mixer */
  265. {"Right Mixer", "Left Playback Switch", "Left DAC"},
  266. {"Right Mixer", "Left Bypass Switch", "Left Line Mux"},
  267. {"Right Mixer", "Playback Switch", "Right DAC"},
  268. {"Right Mixer", "Right Bypass Switch", "Right Line Mux"},
  269. /* left out 1 */
  270. {"Left Out 1", NULL, "Left Mixer"},
  271. {"LOUT1", NULL, "Left Out 1"},
  272. /* left out 2 */
  273. {"Left Out 2", NULL, "Left Mixer"},
  274. {"LOUT2", NULL, "Left Out 2"},
  275. /* right out 1 */
  276. {"Right Out 1", NULL, "Right Mixer"},
  277. {"ROUT1", NULL, "Right Out 1"},
  278. /* right out 2 */
  279. {"Right Out 2", NULL, "Right Mixer"},
  280. {"ROUT2", NULL, "Right Out 2"},
  281. /* mono mixer */
  282. {"Mono Mixer", "Left Playback Switch", "Left DAC"},
  283. {"Mono Mixer", "Left Bypass Switch", "Left Line Mux"},
  284. {"Mono Mixer", "Right Playback Switch", "Right DAC"},
  285. {"Mono Mixer", "Right Bypass Switch", "Right Line Mux"},
  286. /* mono out */
  287. {"Mono Out 1", NULL, "Mono Mixer"},
  288. {"MONO1", NULL, "Mono Out 1"},
  289. /* out 3 */
  290. {"Out3 Mux", "VREF", "VREF"},
  291. {"Out3 Mux", "ROUT1 + Vol", "ROUT1"},
  292. {"Out3 Mux", "ROUT1", "Right Mixer"},
  293. {"Out3 Mux", "MonoOut", "MONO1"},
  294. {"Out 3", NULL, "Out3 Mux"},
  295. {"OUT3", NULL, "Out 3"},
  296. /* Left Line Mux */
  297. {"Left Line Mux", "Line 1", "LINPUT1"},
  298. {"Left Line Mux", "Line 2", "LINPUT2"},
  299. {"Left Line Mux", "Line 3", "LINPUT3"},
  300. {"Left Line Mux", "PGA", "Left PGA Mux"},
  301. {"Left Line Mux", "Differential", "Differential Mux"},
  302. /* Right Line Mux */
  303. {"Right Line Mux", "Line 1", "RINPUT1"},
  304. {"Right Line Mux", "Line 2", "RINPUT2"},
  305. {"Right Line Mux", "Line 3", "RINPUT3"},
  306. {"Right Line Mux", "PGA", "Right PGA Mux"},
  307. {"Right Line Mux", "Differential", "Differential Mux"},
  308. /* Left PGA Mux */
  309. {"Left PGA Mux", "Line 1", "LINPUT1"},
  310. {"Left PGA Mux", "Line 2", "LINPUT2"},
  311. {"Left PGA Mux", "Line 3", "LINPUT3"},
  312. {"Left PGA Mux", "Differential", "Differential Mux"},
  313. /* Right PGA Mux */
  314. {"Right PGA Mux", "Line 1", "RINPUT1"},
  315. {"Right PGA Mux", "Line 2", "RINPUT2"},
  316. {"Right PGA Mux", "Line 3", "RINPUT3"},
  317. {"Right PGA Mux", "Differential", "Differential Mux"},
  318. /* Differential Mux */
  319. {"Differential Mux", "Line 1", "LINPUT1"},
  320. {"Differential Mux", "Line 1", "RINPUT1"},
  321. {"Differential Mux", "Line 2", "LINPUT2"},
  322. {"Differential Mux", "Line 2", "RINPUT2"},
  323. /* Left ADC Mux */
  324. {"Left ADC Mux", "Stereo", "Left PGA Mux"},
  325. {"Left ADC Mux", "Mono (Left)", "Left PGA Mux"},
  326. {"Left ADC Mux", "Digital Mono", "Left PGA Mux"},
  327. /* Right ADC Mux */
  328. {"Right ADC Mux", "Stereo", "Right PGA Mux"},
  329. {"Right ADC Mux", "Mono (Right)", "Right PGA Mux"},
  330. {"Right ADC Mux", "Digital Mono", "Right PGA Mux"},
  331. /* ADC */
  332. {"Left ADC", NULL, "Left ADC Mux"},
  333. {"Right ADC", NULL, "Right ADC Mux"},
  334. };
  335. static int wm8750_add_widgets(struct snd_soc_codec *codec)
  336. {
  337. snd_soc_dapm_new_controls(codec, wm8750_dapm_widgets,
  338. ARRAY_SIZE(wm8750_dapm_widgets));
  339. snd_soc_dapm_add_routes(codec, audio_map, ARRAY_SIZE(audio_map));
  340. return 0;
  341. }
  342. struct _coeff_div {
  343. u32 mclk;
  344. u32 rate;
  345. u16 fs;
  346. u8 sr:5;
  347. u8 usb:1;
  348. };
  349. /* codec hifi mclk clock divider coefficients */
  350. static const struct _coeff_div coeff_div[] = {
  351. /* 8k */
  352. {12288000, 8000, 1536, 0x6, 0x0},
  353. {11289600, 8000, 1408, 0x16, 0x0},
  354. {18432000, 8000, 2304, 0x7, 0x0},
  355. {16934400, 8000, 2112, 0x17, 0x0},
  356. {12000000, 8000, 1500, 0x6, 0x1},
  357. /* 11.025k */
  358. {11289600, 11025, 1024, 0x18, 0x0},
  359. {16934400, 11025, 1536, 0x19, 0x0},
  360. {12000000, 11025, 1088, 0x19, 0x1},
  361. /* 16k */
  362. {12288000, 16000, 768, 0xa, 0x0},
  363. {18432000, 16000, 1152, 0xb, 0x0},
  364. {12000000, 16000, 750, 0xa, 0x1},
  365. /* 22.05k */
  366. {11289600, 22050, 512, 0x1a, 0x0},
  367. {16934400, 22050, 768, 0x1b, 0x0},
  368. {12000000, 22050, 544, 0x1b, 0x1},
  369. /* 32k */
  370. {12288000, 32000, 384, 0xc, 0x0},
  371. {18432000, 32000, 576, 0xd, 0x0},
  372. {12000000, 32000, 375, 0xa, 0x1},
  373. /* 44.1k */
  374. {11289600, 44100, 256, 0x10, 0x0},
  375. {16934400, 44100, 384, 0x11, 0x0},
  376. {12000000, 44100, 272, 0x11, 0x1},
  377. /* 48k */
  378. {12288000, 48000, 256, 0x0, 0x0},
  379. {18432000, 48000, 384, 0x1, 0x0},
  380. {12000000, 48000, 250, 0x0, 0x1},
  381. /* 88.2k */
  382. {11289600, 88200, 128, 0x1e, 0x0},
  383. {16934400, 88200, 192, 0x1f, 0x0},
  384. {12000000, 88200, 136, 0x1f, 0x1},
  385. /* 96k */
  386. {12288000, 96000, 128, 0xe, 0x0},
  387. {18432000, 96000, 192, 0xf, 0x0},
  388. {12000000, 96000, 125, 0xe, 0x1},
  389. };
  390. static inline int get_coeff(int mclk, int rate)
  391. {
  392. int i;
  393. for (i = 0; i < ARRAY_SIZE(coeff_div); i++) {
  394. if (coeff_div[i].rate == rate && coeff_div[i].mclk == mclk)
  395. return i;
  396. }
  397. printk(KERN_ERR "wm8750: could not get coeff for mclk %d @ rate %d\n",
  398. mclk, rate);
  399. return -EINVAL;
  400. }
  401. static int wm8750_set_dai_sysclk(struct snd_soc_dai *codec_dai,
  402. int clk_id, unsigned int freq, int dir)
  403. {
  404. struct snd_soc_codec *codec = codec_dai->codec;
  405. struct wm8750_priv *wm8750 = snd_soc_codec_get_drvdata(codec);
  406. switch (freq) {
  407. case 11289600:
  408. case 12000000:
  409. case 12288000:
  410. case 16934400:
  411. case 18432000:
  412. wm8750->sysclk = freq;
  413. return 0;
  414. }
  415. return -EINVAL;
  416. }
  417. static int wm8750_set_dai_fmt(struct snd_soc_dai *codec_dai,
  418. unsigned int fmt)
  419. {
  420. struct snd_soc_codec *codec = codec_dai->codec;
  421. u16 iface = 0;
  422. /* set master/slave audio interface */
  423. switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
  424. case SND_SOC_DAIFMT_CBM_CFM:
  425. iface = 0x0040;
  426. break;
  427. case SND_SOC_DAIFMT_CBS_CFS:
  428. break;
  429. default:
  430. return -EINVAL;
  431. }
  432. /* interface format */
  433. switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
  434. case SND_SOC_DAIFMT_I2S:
  435. iface |= 0x0002;
  436. break;
  437. case SND_SOC_DAIFMT_RIGHT_J:
  438. break;
  439. case SND_SOC_DAIFMT_LEFT_J:
  440. iface |= 0x0001;
  441. break;
  442. case SND_SOC_DAIFMT_DSP_A:
  443. iface |= 0x0003;
  444. break;
  445. case SND_SOC_DAIFMT_DSP_B:
  446. iface |= 0x0013;
  447. break;
  448. default:
  449. return -EINVAL;
  450. }
  451. /* clock inversion */
  452. switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
  453. case SND_SOC_DAIFMT_NB_NF:
  454. break;
  455. case SND_SOC_DAIFMT_IB_IF:
  456. iface |= 0x0090;
  457. break;
  458. case SND_SOC_DAIFMT_IB_NF:
  459. iface |= 0x0080;
  460. break;
  461. case SND_SOC_DAIFMT_NB_IF:
  462. iface |= 0x0010;
  463. break;
  464. default:
  465. return -EINVAL;
  466. }
  467. snd_soc_write(codec, WM8750_IFACE, iface);
  468. return 0;
  469. }
  470. static int wm8750_pcm_hw_params(struct snd_pcm_substream *substream,
  471. struct snd_pcm_hw_params *params,
  472. struct snd_soc_dai *dai)
  473. {
  474. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  475. struct snd_soc_codec *codec = rtd->codec;
  476. struct wm8750_priv *wm8750 = snd_soc_codec_get_drvdata(codec);
  477. u16 iface = snd_soc_read(codec, WM8750_IFACE) & 0x1f3;
  478. u16 srate = snd_soc_read(codec, WM8750_SRATE) & 0x1c0;
  479. int coeff = get_coeff(wm8750->sysclk, params_rate(params));
  480. /* bit size */
  481. switch (params_format(params)) {
  482. case SNDRV_PCM_FORMAT_S16_LE:
  483. break;
  484. case SNDRV_PCM_FORMAT_S20_3LE:
  485. iface |= 0x0004;
  486. break;
  487. case SNDRV_PCM_FORMAT_S24_LE:
  488. iface |= 0x0008;
  489. break;
  490. case SNDRV_PCM_FORMAT_S32_LE:
  491. iface |= 0x000c;
  492. break;
  493. }
  494. /* set iface & srate */
  495. snd_soc_write(codec, WM8750_IFACE, iface);
  496. if (coeff >= 0)
  497. snd_soc_write(codec, WM8750_SRATE, srate |
  498. (coeff_div[coeff].sr << 1) | coeff_div[coeff].usb);
  499. return 0;
  500. }
  501. static int wm8750_mute(struct snd_soc_dai *dai, int mute)
  502. {
  503. struct snd_soc_codec *codec = dai->codec;
  504. u16 mute_reg = snd_soc_read(codec, WM8750_ADCDAC) & 0xfff7;
  505. if (mute)
  506. snd_soc_write(codec, WM8750_ADCDAC, mute_reg | 0x8);
  507. else
  508. snd_soc_write(codec, WM8750_ADCDAC, mute_reg);
  509. return 0;
  510. }
  511. static int wm8750_set_bias_level(struct snd_soc_codec *codec,
  512. enum snd_soc_bias_level level)
  513. {
  514. u16 pwr_reg = snd_soc_read(codec, WM8750_PWR1) & 0xfe3e;
  515. switch (level) {
  516. case SND_SOC_BIAS_ON:
  517. /* set vmid to 50k and unmute dac */
  518. snd_soc_write(codec, WM8750_PWR1, pwr_reg | 0x00c0);
  519. break;
  520. case SND_SOC_BIAS_PREPARE:
  521. break;
  522. case SND_SOC_BIAS_STANDBY:
  523. if (codec->bias_level == SND_SOC_BIAS_OFF) {
  524. /* Set VMID to 5k */
  525. snd_soc_write(codec, WM8750_PWR1, pwr_reg | 0x01c1);
  526. /* ...and ramp */
  527. msleep(1000);
  528. }
  529. /* mute dac and set vmid to 500k, enable VREF */
  530. snd_soc_write(codec, WM8750_PWR1, pwr_reg | 0x0141);
  531. break;
  532. case SND_SOC_BIAS_OFF:
  533. snd_soc_write(codec, WM8750_PWR1, 0x0001);
  534. break;
  535. }
  536. codec->bias_level = level;
  537. return 0;
  538. }
  539. #define WM8750_RATES (SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_11025 |\
  540. SNDRV_PCM_RATE_16000 | SNDRV_PCM_RATE_22050 | SNDRV_PCM_RATE_44100 | \
  541. SNDRV_PCM_RATE_48000 | SNDRV_PCM_RATE_88200 | SNDRV_PCM_RATE_96000)
  542. #define WM8750_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE |\
  543. SNDRV_PCM_FMTBIT_S24_LE)
  544. static struct snd_soc_dai_ops wm8750_dai_ops = {
  545. .hw_params = wm8750_pcm_hw_params,
  546. .digital_mute = wm8750_mute,
  547. .set_fmt = wm8750_set_dai_fmt,
  548. .set_sysclk = wm8750_set_dai_sysclk,
  549. };
  550. static struct snd_soc_dai_driver wm8750_dai = {
  551. .name = "wm8750-hifi",
  552. .playback = {
  553. .stream_name = "Playback",
  554. .channels_min = 1,
  555. .channels_max = 2,
  556. .rates = WM8750_RATES,
  557. .formats = WM8750_FORMATS,},
  558. .capture = {
  559. .stream_name = "Capture",
  560. .channels_min = 1,
  561. .channels_max = 2,
  562. .rates = WM8750_RATES,
  563. .formats = WM8750_FORMATS,},
  564. .ops = &wm8750_dai_ops,
  565. };
  566. static int wm8750_suspend(struct snd_soc_codec *codec, pm_message_t state)
  567. {
  568. wm8750_set_bias_level(codec, SND_SOC_BIAS_OFF);
  569. return 0;
  570. }
  571. static int wm8750_resume(struct snd_soc_codec *codec)
  572. {
  573. int i;
  574. u8 data[2];
  575. u16 *cache = codec->reg_cache;
  576. /* Sync reg_cache with the hardware */
  577. for (i = 0; i < ARRAY_SIZE(wm8750_reg); i++) {
  578. if (i == WM8750_RESET)
  579. continue;
  580. data[0] = (i << 1) | ((cache[i] >> 8) & 0x0001);
  581. data[1] = cache[i] & 0x00ff;
  582. codec->hw_write(codec->control_data, data, 2);
  583. }
  584. wm8750_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
  585. return 0;
  586. }
  587. static int wm8750_probe(struct snd_soc_codec *codec)
  588. {
  589. struct wm8750_priv *wm8750 = snd_soc_codec_get_drvdata(codec);
  590. int reg, ret;
  591. ret = snd_soc_codec_set_cache_io(codec, 7, 9, wm8750->control_type);
  592. if (ret < 0) {
  593. printk(KERN_ERR "wm8750: failed to set cache I/O: %d\n", ret);
  594. return ret;
  595. }
  596. ret = wm8750_reset(codec);
  597. if (ret < 0) {
  598. printk(KERN_ERR "wm8750: failed to reset: %d\n", ret);
  599. return ret;
  600. }
  601. /* charge output caps */
  602. wm8750_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
  603. /* set the update bits */
  604. reg = snd_soc_read(codec, WM8750_LDAC);
  605. snd_soc_write(codec, WM8750_LDAC, reg | 0x0100);
  606. reg = snd_soc_read(codec, WM8750_RDAC);
  607. snd_soc_write(codec, WM8750_RDAC, reg | 0x0100);
  608. reg = snd_soc_read(codec, WM8750_LOUT1V);
  609. snd_soc_write(codec, WM8750_LOUT1V, reg | 0x0100);
  610. reg = snd_soc_read(codec, WM8750_ROUT1V);
  611. snd_soc_write(codec, WM8750_ROUT1V, reg | 0x0100);
  612. reg = snd_soc_read(codec, WM8750_LOUT2V);
  613. snd_soc_write(codec, WM8750_LOUT2V, reg | 0x0100);
  614. reg = snd_soc_read(codec, WM8750_ROUT2V);
  615. snd_soc_write(codec, WM8750_ROUT2V, reg | 0x0100);
  616. reg = snd_soc_read(codec, WM8750_LINVOL);
  617. snd_soc_write(codec, WM8750_LINVOL, reg | 0x0100);
  618. reg = snd_soc_read(codec, WM8750_RINVOL);
  619. snd_soc_write(codec, WM8750_RINVOL, reg | 0x0100);
  620. snd_soc_add_controls(codec, wm8750_snd_controls,
  621. ARRAY_SIZE(wm8750_snd_controls));
  622. wm8750_add_widgets(codec);
  623. return ret;
  624. }
  625. static int wm8750_remove(struct snd_soc_codec *codec)
  626. {
  627. wm8750_set_bias_level(codec, SND_SOC_BIAS_OFF);
  628. return 0;
  629. }
  630. static struct snd_soc_codec_driver soc_codec_dev_wm8750 = {
  631. .probe = wm8750_probe,
  632. .remove = wm8750_remove,
  633. .suspend = wm8750_suspend,
  634. .resume = wm8750_resume,
  635. .set_bias_level = wm8750_set_bias_level,
  636. .reg_cache_size = ARRAY_SIZE(wm8750_reg),
  637. .reg_word_size = sizeof(u16),
  638. .reg_cache_default = wm8750_reg,
  639. };
  640. #if defined(CONFIG_SPI_MASTER)
  641. static int __devinit wm8750_spi_probe(struct spi_device *spi)
  642. {
  643. struct wm8750_priv *wm8750;
  644. int ret;
  645. wm8750 = kzalloc(sizeof(struct wm8750_priv), GFP_KERNEL);
  646. if (wm8750 == NULL)
  647. return -ENOMEM;
  648. wm8750->control_type = SND_SOC_SPI;
  649. spi_set_drvdata(spi, wm8750);
  650. ret = snd_soc_register_codec(&spi->dev,
  651. &soc_codec_dev_wm8750, &wm8750_dai, 1);
  652. if (ret < 0)
  653. kfree(wm8750);
  654. return ret;
  655. }
  656. static int __devexit wm8750_spi_remove(struct spi_device *spi)
  657. {
  658. snd_soc_unregister_codec(&spi->dev);
  659. kfree(spi_get_drvdata(spi));
  660. return 0;
  661. }
  662. static struct spi_driver wm8750_spi_driver = {
  663. .driver = {
  664. .name = "wm8750-codec",
  665. .owner = THIS_MODULE,
  666. },
  667. .probe = wm8750_spi_probe,
  668. .remove = __devexit_p(wm8750_spi_remove),
  669. };
  670. #endif /* CONFIG_SPI_MASTER */
  671. #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
  672. static __devinit int wm8750_i2c_probe(struct i2c_client *i2c,
  673. const struct i2c_device_id *id)
  674. {
  675. struct wm8750_priv *wm8750;
  676. int ret;
  677. wm8750 = kzalloc(sizeof(struct wm8750_priv), GFP_KERNEL);
  678. if (wm8750 == NULL)
  679. return -ENOMEM;
  680. i2c_set_clientdata(i2c, wm8750);
  681. wm8750->control_type = SND_SOC_I2C;
  682. ret = snd_soc_register_codec(&i2c->dev,
  683. &soc_codec_dev_wm8750, &wm8750_dai, 1);
  684. if (ret < 0)
  685. kfree(wm8750);
  686. return ret;
  687. }
  688. static __devexit int wm8750_i2c_remove(struct i2c_client *client)
  689. {
  690. snd_soc_unregister_codec(&client->dev);
  691. kfree(i2c_get_clientdata(client));
  692. return 0;
  693. }
  694. static const struct i2c_device_id wm8750_i2c_id[] = {
  695. { "wm8750", 0 },
  696. { "wm8987", 0 },
  697. { }
  698. };
  699. MODULE_DEVICE_TABLE(i2c, wm8750_i2c_id);
  700. static struct i2c_driver wm8750_i2c_driver = {
  701. .driver = {
  702. .name = "wm8750-codec",
  703. .owner = THIS_MODULE,
  704. },
  705. .probe = wm8750_i2c_probe,
  706. .remove = __devexit_p(wm8750_i2c_remove),
  707. .id_table = wm8750_i2c_id,
  708. };
  709. #endif
  710. static int __init wm8750_modinit(void)
  711. {
  712. int ret = 0;
  713. #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
  714. ret = i2c_add_driver(&wm8750_i2c_driver);
  715. if (ret != 0) {
  716. printk(KERN_ERR "Failed to register wm8750 I2C driver: %d\n",
  717. ret);
  718. }
  719. #endif
  720. #if defined(CONFIG_SPI_MASTER)
  721. ret = spi_register_driver(&wm8750_spi_driver);
  722. if (ret != 0) {
  723. printk(KERN_ERR "Failed to register wm8750 SPI driver: %d\n",
  724. ret);
  725. }
  726. #endif
  727. return ret;
  728. }
  729. module_init(wm8750_modinit);
  730. static void __exit wm8750_exit(void)
  731. {
  732. #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
  733. i2c_del_driver(&wm8750_i2c_driver);
  734. #endif
  735. #if defined(CONFIG_SPI_MASTER)
  736. spi_unregister_driver(&wm8750_spi_driver);
  737. #endif
  738. }
  739. module_exit(wm8750_exit);
  740. MODULE_DESCRIPTION("ASoC WM8750 driver");
  741. MODULE_AUTHOR("Liam Girdwood");
  742. MODULE_LICENSE("GPL");