twl6040.c 30 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164
  1. /*
  2. * ALSA SoC TWL6040 codec driver
  3. *
  4. * Author: Misael Lopez Cruz <x0052729@ti.com>
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * version 2 as published by the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  13. * General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
  18. * 02110-1301 USA
  19. *
  20. */
  21. #include <linux/module.h>
  22. #include <linux/moduleparam.h>
  23. #include <linux/init.h>
  24. #include <linux/delay.h>
  25. #include <linux/pm.h>
  26. #include <linux/i2c.h>
  27. #include <linux/gpio.h>
  28. #include <linux/platform_device.h>
  29. #include <linux/slab.h>
  30. #include <linux/i2c/twl.h>
  31. #include <sound/core.h>
  32. #include <sound/pcm.h>
  33. #include <sound/pcm_params.h>
  34. #include <sound/soc.h>
  35. #include <sound/soc-dapm.h>
  36. #include <sound/initval.h>
  37. #include <sound/tlv.h>
  38. #include "twl6040.h"
  39. #define TWL6040_RATES (SNDRV_PCM_RATE_88200 | SNDRV_PCM_RATE_96000)
  40. #define TWL6040_FORMATS (SNDRV_PCM_FMTBIT_S32_LE)
  41. /* codec private data */
  42. struct twl6040_data {
  43. int audpwron;
  44. int naudint;
  45. int codec_powered;
  46. int pll;
  47. int non_lp;
  48. unsigned int sysclk;
  49. struct snd_pcm_hw_constraint_list *sysclk_constraints;
  50. struct completion ready;
  51. };
  52. /*
  53. * twl6040 register cache & default register settings
  54. */
  55. static const u8 twl6040_reg[TWL6040_CACHEREGNUM] = {
  56. 0x00, /* not used 0x00 */
  57. 0x4B, /* TWL6040_ASICID (ro) 0x01 */
  58. 0x00, /* TWL6040_ASICREV (ro) 0x02 */
  59. 0x00, /* TWL6040_INTID 0x03 */
  60. 0x00, /* TWL6040_INTMR 0x04 */
  61. 0x00, /* TWL6040_NCPCTRL 0x05 */
  62. 0x00, /* TWL6040_LDOCTL 0x06 */
  63. 0x60, /* TWL6040_HPPLLCTL 0x07 */
  64. 0x00, /* TWL6040_LPPLLCTL 0x08 */
  65. 0x4A, /* TWL6040_LPPLLDIV 0x09 */
  66. 0x00, /* TWL6040_AMICBCTL 0x0A */
  67. 0x00, /* TWL6040_DMICBCTL 0x0B */
  68. 0x18, /* TWL6040_MICLCTL 0x0C - No input selected on Left Mic */
  69. 0x18, /* TWL6040_MICRCTL 0x0D - No input selected on Right Mic */
  70. 0x00, /* TWL6040_MICGAIN 0x0E */
  71. 0x1B, /* TWL6040_LINEGAIN 0x0F */
  72. 0x00, /* TWL6040_HSLCTL 0x10 */
  73. 0x00, /* TWL6040_HSRCTL 0x11 */
  74. 0x00, /* TWL6040_HSGAIN 0x12 */
  75. 0x00, /* TWL6040_EARCTL 0x13 */
  76. 0x00, /* TWL6040_HFLCTL 0x14 */
  77. 0x00, /* TWL6040_HFLGAIN 0x15 */
  78. 0x00, /* TWL6040_HFRCTL 0x16 */
  79. 0x00, /* TWL6040_HFRGAIN 0x17 */
  80. 0x00, /* TWL6040_VIBCTLL 0x18 */
  81. 0x00, /* TWL6040_VIBDATL 0x19 */
  82. 0x00, /* TWL6040_VIBCTLR 0x1A */
  83. 0x00, /* TWL6040_VIBDATR 0x1B */
  84. 0x00, /* TWL6040_HKCTL1 0x1C */
  85. 0x00, /* TWL6040_HKCTL2 0x1D */
  86. 0x00, /* TWL6040_GPOCTL 0x1E */
  87. 0x00, /* TWL6040_ALB 0x1F */
  88. 0x00, /* TWL6040_DLB 0x20 */
  89. 0x00, /* not used 0x21 */
  90. 0x00, /* not used 0x22 */
  91. 0x00, /* not used 0x23 */
  92. 0x00, /* not used 0x24 */
  93. 0x00, /* not used 0x25 */
  94. 0x00, /* not used 0x26 */
  95. 0x00, /* not used 0x27 */
  96. 0x00, /* TWL6040_TRIM1 0x28 */
  97. 0x00, /* TWL6040_TRIM2 0x29 */
  98. 0x00, /* TWL6040_TRIM3 0x2A */
  99. 0x00, /* TWL6040_HSOTRIM 0x2B */
  100. 0x00, /* TWL6040_HFOTRIM 0x2C */
  101. 0x09, /* TWL6040_ACCCTL 0x2D */
  102. 0x00, /* TWL6040_STATUS (ro) 0x2E */
  103. };
  104. /*
  105. * twl6040 vio/gnd registers:
  106. * registers under vio/gnd supply can be accessed
  107. * before the power-up sequence, after NRESPWRON goes high
  108. */
  109. static const int twl6040_vio_reg[TWL6040_VIOREGNUM] = {
  110. TWL6040_REG_ASICID,
  111. TWL6040_REG_ASICREV,
  112. TWL6040_REG_INTID,
  113. TWL6040_REG_INTMR,
  114. TWL6040_REG_NCPCTL,
  115. TWL6040_REG_LDOCTL,
  116. TWL6040_REG_AMICBCTL,
  117. TWL6040_REG_DMICBCTL,
  118. TWL6040_REG_HKCTL1,
  119. TWL6040_REG_HKCTL2,
  120. TWL6040_REG_GPOCTL,
  121. TWL6040_REG_TRIM1,
  122. TWL6040_REG_TRIM2,
  123. TWL6040_REG_TRIM3,
  124. TWL6040_REG_HSOTRIM,
  125. TWL6040_REG_HFOTRIM,
  126. TWL6040_REG_ACCCTL,
  127. TWL6040_REG_STATUS,
  128. };
  129. /*
  130. * twl6040 vdd/vss registers:
  131. * registers under vdd/vss supplies can only be accessed
  132. * after the power-up sequence
  133. */
  134. static const int twl6040_vdd_reg[TWL6040_VDDREGNUM] = {
  135. TWL6040_REG_HPPLLCTL,
  136. TWL6040_REG_LPPLLCTL,
  137. TWL6040_REG_LPPLLDIV,
  138. TWL6040_REG_MICLCTL,
  139. TWL6040_REG_MICRCTL,
  140. TWL6040_REG_MICGAIN,
  141. TWL6040_REG_LINEGAIN,
  142. TWL6040_REG_HSLCTL,
  143. TWL6040_REG_HSRCTL,
  144. TWL6040_REG_HSGAIN,
  145. TWL6040_REG_EARCTL,
  146. TWL6040_REG_HFLCTL,
  147. TWL6040_REG_HFLGAIN,
  148. TWL6040_REG_HFRCTL,
  149. TWL6040_REG_HFRGAIN,
  150. TWL6040_REG_VIBCTLL,
  151. TWL6040_REG_VIBDATL,
  152. TWL6040_REG_VIBCTLR,
  153. TWL6040_REG_VIBDATR,
  154. TWL6040_REG_ALB,
  155. TWL6040_REG_DLB,
  156. };
  157. /*
  158. * read twl6040 register cache
  159. */
  160. static inline unsigned int twl6040_read_reg_cache(struct snd_soc_codec *codec,
  161. unsigned int reg)
  162. {
  163. u8 *cache = codec->reg_cache;
  164. if (reg >= TWL6040_CACHEREGNUM)
  165. return -EIO;
  166. return cache[reg];
  167. }
  168. /*
  169. * write twl6040 register cache
  170. */
  171. static inline void twl6040_write_reg_cache(struct snd_soc_codec *codec,
  172. u8 reg, u8 value)
  173. {
  174. u8 *cache = codec->reg_cache;
  175. if (reg >= TWL6040_CACHEREGNUM)
  176. return;
  177. cache[reg] = value;
  178. }
  179. /*
  180. * read from twl6040 hardware register
  181. */
  182. static int twl6040_read_reg_volatile(struct snd_soc_codec *codec,
  183. unsigned int reg)
  184. {
  185. u8 value;
  186. if (reg >= TWL6040_CACHEREGNUM)
  187. return -EIO;
  188. twl_i2c_read_u8(TWL4030_MODULE_AUDIO_VOICE, &value, reg);
  189. twl6040_write_reg_cache(codec, reg, value);
  190. return value;
  191. }
  192. /*
  193. * write to the twl6040 register space
  194. */
  195. static int twl6040_write(struct snd_soc_codec *codec,
  196. unsigned int reg, unsigned int value)
  197. {
  198. if (reg >= TWL6040_CACHEREGNUM)
  199. return -EIO;
  200. twl6040_write_reg_cache(codec, reg, value);
  201. return twl_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE, value, reg);
  202. }
  203. static void twl6040_init_vio_regs(struct snd_soc_codec *codec)
  204. {
  205. u8 *cache = codec->reg_cache;
  206. int reg, i;
  207. /* allow registers to be accessed by i2c */
  208. twl6040_write(codec, TWL6040_REG_ACCCTL, cache[TWL6040_REG_ACCCTL]);
  209. for (i = 0; i < TWL6040_VIOREGNUM; i++) {
  210. reg = twl6040_vio_reg[i];
  211. /* skip read-only registers (ASICID, ASICREV, STATUS) */
  212. switch (reg) {
  213. case TWL6040_REG_ASICID:
  214. case TWL6040_REG_ASICREV:
  215. case TWL6040_REG_STATUS:
  216. continue;
  217. default:
  218. break;
  219. }
  220. twl6040_write(codec, reg, cache[reg]);
  221. }
  222. }
  223. static void twl6040_init_vdd_regs(struct snd_soc_codec *codec)
  224. {
  225. u8 *cache = codec->reg_cache;
  226. int reg, i;
  227. for (i = 0; i < TWL6040_VDDREGNUM; i++) {
  228. reg = twl6040_vdd_reg[i];
  229. twl6040_write(codec, reg, cache[reg]);
  230. }
  231. }
  232. /* twl6040 codec manual power-up sequence */
  233. static void twl6040_power_up(struct snd_soc_codec *codec)
  234. {
  235. u8 ncpctl, ldoctl, lppllctl, accctl;
  236. ncpctl = twl6040_read_reg_cache(codec, TWL6040_REG_NCPCTL);
  237. ldoctl = twl6040_read_reg_cache(codec, TWL6040_REG_LDOCTL);
  238. lppllctl = twl6040_read_reg_cache(codec, TWL6040_REG_LPPLLCTL);
  239. accctl = twl6040_read_reg_cache(codec, TWL6040_REG_ACCCTL);
  240. /* enable reference system */
  241. ldoctl |= TWL6040_REFENA;
  242. twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
  243. msleep(10);
  244. /* enable internal oscillator */
  245. ldoctl |= TWL6040_OSCENA;
  246. twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
  247. udelay(10);
  248. /* enable high-side ldo */
  249. ldoctl |= TWL6040_HSLDOENA;
  250. twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
  251. udelay(244);
  252. /* enable negative charge pump */
  253. ncpctl |= TWL6040_NCPENA | TWL6040_NCPOPEN;
  254. twl6040_write(codec, TWL6040_REG_NCPCTL, ncpctl);
  255. udelay(488);
  256. /* enable low-side ldo */
  257. ldoctl |= TWL6040_LSLDOENA;
  258. twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
  259. udelay(244);
  260. /* enable low-power pll */
  261. lppllctl |= TWL6040_LPLLENA;
  262. twl6040_write(codec, TWL6040_REG_LPPLLCTL, lppllctl);
  263. /* reset state machine */
  264. accctl |= TWL6040_RESETSPLIT;
  265. twl6040_write(codec, TWL6040_REG_ACCCTL, accctl);
  266. mdelay(5);
  267. accctl &= ~TWL6040_RESETSPLIT;
  268. twl6040_write(codec, TWL6040_REG_ACCCTL, accctl);
  269. /* disable internal oscillator */
  270. ldoctl &= ~TWL6040_OSCENA;
  271. twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
  272. }
  273. /* twl6040 codec manual power-down sequence */
  274. static void twl6040_power_down(struct snd_soc_codec *codec)
  275. {
  276. u8 ncpctl, ldoctl, lppllctl, accctl;
  277. ncpctl = twl6040_read_reg_cache(codec, TWL6040_REG_NCPCTL);
  278. ldoctl = twl6040_read_reg_cache(codec, TWL6040_REG_LDOCTL);
  279. lppllctl = twl6040_read_reg_cache(codec, TWL6040_REG_LPPLLCTL);
  280. accctl = twl6040_read_reg_cache(codec, TWL6040_REG_ACCCTL);
  281. /* enable internal oscillator */
  282. ldoctl |= TWL6040_OSCENA;
  283. twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
  284. udelay(10);
  285. /* disable low-power pll */
  286. lppllctl &= ~TWL6040_LPLLENA;
  287. twl6040_write(codec, TWL6040_REG_LPPLLCTL, lppllctl);
  288. /* disable low-side ldo */
  289. ldoctl &= ~TWL6040_LSLDOENA;
  290. twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
  291. udelay(244);
  292. /* disable negative charge pump */
  293. ncpctl &= ~(TWL6040_NCPENA | TWL6040_NCPOPEN);
  294. twl6040_write(codec, TWL6040_REG_NCPCTL, ncpctl);
  295. udelay(488);
  296. /* disable high-side ldo */
  297. ldoctl &= ~TWL6040_HSLDOENA;
  298. twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
  299. udelay(244);
  300. /* disable internal oscillator */
  301. ldoctl &= ~TWL6040_OSCENA;
  302. twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
  303. /* disable reference system */
  304. ldoctl &= ~TWL6040_REFENA;
  305. twl6040_write(codec, TWL6040_REG_LDOCTL, ldoctl);
  306. msleep(10);
  307. }
  308. /* set headset dac and driver power mode */
  309. static int headset_power_mode(struct snd_soc_codec *codec, int high_perf)
  310. {
  311. int hslctl, hsrctl;
  312. int mask = TWL6040_HSDRVMODEL | TWL6040_HSDACMODEL;
  313. hslctl = twl6040_read_reg_cache(codec, TWL6040_REG_HSLCTL);
  314. hsrctl = twl6040_read_reg_cache(codec, TWL6040_REG_HSRCTL);
  315. if (high_perf) {
  316. hslctl &= ~mask;
  317. hsrctl &= ~mask;
  318. } else {
  319. hslctl |= mask;
  320. hsrctl |= mask;
  321. }
  322. twl6040_write(codec, TWL6040_REG_HSLCTL, hslctl);
  323. twl6040_write(codec, TWL6040_REG_HSRCTL, hsrctl);
  324. return 0;
  325. }
  326. static int twl6040_hs_dac_event(struct snd_soc_dapm_widget *w,
  327. struct snd_kcontrol *kcontrol, int event)
  328. {
  329. msleep(1);
  330. return 0;
  331. }
  332. static int twl6040_power_mode_event(struct snd_soc_dapm_widget *w,
  333. struct snd_kcontrol *kcontrol, int event)
  334. {
  335. struct snd_soc_codec *codec = w->codec;
  336. struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
  337. if (SND_SOC_DAPM_EVENT_ON(event))
  338. priv->non_lp++;
  339. else
  340. priv->non_lp--;
  341. msleep(1);
  342. return 0;
  343. }
  344. /* audio interrupt handler */
  345. static irqreturn_t twl6040_naudint_handler(int irq, void *data)
  346. {
  347. struct snd_soc_codec *codec = data;
  348. struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
  349. u8 intid;
  350. twl_i2c_read_u8(TWL4030_MODULE_AUDIO_VOICE, &intid, TWL6040_REG_INTID);
  351. switch (intid) {
  352. case TWL6040_THINT:
  353. dev_alert(codec->dev, "die temp over-limit detection\n");
  354. break;
  355. case TWL6040_PLUGINT:
  356. case TWL6040_UNPLUGINT:
  357. case TWL6040_HOOKINT:
  358. break;
  359. case TWL6040_HFINT:
  360. dev_alert(codec->dev, "hf drivers over current detection\n");
  361. break;
  362. case TWL6040_VIBINT:
  363. dev_alert(codec->dev, "vib drivers over current detection\n");
  364. break;
  365. case TWL6040_READYINT:
  366. complete(&priv->ready);
  367. break;
  368. default:
  369. dev_err(codec->dev, "unknown audio interrupt %d\n", intid);
  370. break;
  371. }
  372. return IRQ_HANDLED;
  373. }
  374. /*
  375. * MICATT volume control:
  376. * from -6 to 0 dB in 6 dB steps
  377. */
  378. static DECLARE_TLV_DB_SCALE(mic_preamp_tlv, -600, 600, 0);
  379. /*
  380. * MICGAIN volume control:
  381. * from 6 to 30 dB in 6 dB steps
  382. */
  383. static DECLARE_TLV_DB_SCALE(mic_amp_tlv, 600, 600, 0);
  384. /*
  385. * HSGAIN volume control:
  386. * from -30 to 0 dB in 2 dB steps
  387. */
  388. static DECLARE_TLV_DB_SCALE(hs_tlv, -3000, 200, 0);
  389. /*
  390. * HFGAIN volume control:
  391. * from -52 to 6 dB in 2 dB steps
  392. */
  393. static DECLARE_TLV_DB_SCALE(hf_tlv, -5200, 200, 0);
  394. /*
  395. * EPGAIN volume control:
  396. * from -24 to 6 dB in 2 dB steps
  397. */
  398. static DECLARE_TLV_DB_SCALE(ep_tlv, -2400, 200, 0);
  399. /* Left analog microphone selection */
  400. static const char *twl6040_amicl_texts[] =
  401. {"Headset Mic", "Main Mic", "Aux/FM Left", "Off"};
  402. /* Right analog microphone selection */
  403. static const char *twl6040_amicr_texts[] =
  404. {"Headset Mic", "Sub Mic", "Aux/FM Right", "Off"};
  405. static const struct soc_enum twl6040_enum[] = {
  406. SOC_ENUM_SINGLE(TWL6040_REG_MICLCTL, 3, 3, twl6040_amicl_texts),
  407. SOC_ENUM_SINGLE(TWL6040_REG_MICRCTL, 3, 3, twl6040_amicr_texts),
  408. };
  409. static const struct snd_kcontrol_new amicl_control =
  410. SOC_DAPM_ENUM("Route", twl6040_enum[0]);
  411. static const struct snd_kcontrol_new amicr_control =
  412. SOC_DAPM_ENUM("Route", twl6040_enum[1]);
  413. /* Headset DAC playback switches */
  414. static const struct snd_kcontrol_new hsdacl_switch_controls =
  415. SOC_DAPM_SINGLE("Switch", TWL6040_REG_HSLCTL, 5, 1, 0);
  416. static const struct snd_kcontrol_new hsdacr_switch_controls =
  417. SOC_DAPM_SINGLE("Switch", TWL6040_REG_HSRCTL, 5, 1, 0);
  418. /* Handsfree DAC playback switches */
  419. static const struct snd_kcontrol_new hfdacl_switch_controls =
  420. SOC_DAPM_SINGLE("Switch", TWL6040_REG_HFLCTL, 2, 1, 0);
  421. static const struct snd_kcontrol_new hfdacr_switch_controls =
  422. SOC_DAPM_SINGLE("Switch", TWL6040_REG_HFRCTL, 2, 1, 0);
  423. static const struct snd_kcontrol_new ep_driver_switch_controls =
  424. SOC_DAPM_SINGLE("Switch", TWL6040_REG_EARCTL, 0, 1, 0);
  425. static const struct snd_kcontrol_new twl6040_snd_controls[] = {
  426. /* Capture gains */
  427. SOC_DOUBLE_TLV("Capture Preamplifier Volume",
  428. TWL6040_REG_MICGAIN, 6, 7, 1, 1, mic_preamp_tlv),
  429. SOC_DOUBLE_TLV("Capture Volume",
  430. TWL6040_REG_MICGAIN, 0, 3, 4, 0, mic_amp_tlv),
  431. /* Playback gains */
  432. SOC_DOUBLE_TLV("Headset Playback Volume",
  433. TWL6040_REG_HSGAIN, 0, 4, 0xF, 1, hs_tlv),
  434. SOC_DOUBLE_R_TLV("Handsfree Playback Volume",
  435. TWL6040_REG_HFLGAIN, TWL6040_REG_HFRGAIN, 0, 0x1D, 1, hf_tlv),
  436. SOC_SINGLE_TLV("Earphone Playback Volume",
  437. TWL6040_REG_EARCTL, 1, 0xF, 1, ep_tlv),
  438. };
  439. static const struct snd_soc_dapm_widget twl6040_dapm_widgets[] = {
  440. /* Inputs */
  441. SND_SOC_DAPM_INPUT("MAINMIC"),
  442. SND_SOC_DAPM_INPUT("HSMIC"),
  443. SND_SOC_DAPM_INPUT("SUBMIC"),
  444. SND_SOC_DAPM_INPUT("AFML"),
  445. SND_SOC_DAPM_INPUT("AFMR"),
  446. /* Outputs */
  447. SND_SOC_DAPM_OUTPUT("HSOL"),
  448. SND_SOC_DAPM_OUTPUT("HSOR"),
  449. SND_SOC_DAPM_OUTPUT("HFL"),
  450. SND_SOC_DAPM_OUTPUT("HFR"),
  451. SND_SOC_DAPM_OUTPUT("EP"),
  452. /* Analog input muxes for the capture amplifiers */
  453. SND_SOC_DAPM_MUX("Analog Left Capture Route",
  454. SND_SOC_NOPM, 0, 0, &amicl_control),
  455. SND_SOC_DAPM_MUX("Analog Right Capture Route",
  456. SND_SOC_NOPM, 0, 0, &amicr_control),
  457. /* Analog capture PGAs */
  458. SND_SOC_DAPM_PGA("MicAmpL",
  459. TWL6040_REG_MICLCTL, 0, 0, NULL, 0),
  460. SND_SOC_DAPM_PGA("MicAmpR",
  461. TWL6040_REG_MICRCTL, 0, 0, NULL, 0),
  462. /* ADCs */
  463. SND_SOC_DAPM_ADC("ADC Left", "Left Front Capture",
  464. TWL6040_REG_MICLCTL, 2, 0),
  465. SND_SOC_DAPM_ADC("ADC Right", "Right Front Capture",
  466. TWL6040_REG_MICRCTL, 2, 0),
  467. /* Microphone bias */
  468. SND_SOC_DAPM_MICBIAS("Headset Mic Bias",
  469. TWL6040_REG_AMICBCTL, 0, 0),
  470. SND_SOC_DAPM_MICBIAS("Main Mic Bias",
  471. TWL6040_REG_AMICBCTL, 4, 0),
  472. SND_SOC_DAPM_MICBIAS("Digital Mic1 Bias",
  473. TWL6040_REG_DMICBCTL, 0, 0),
  474. SND_SOC_DAPM_MICBIAS("Digital Mic2 Bias",
  475. TWL6040_REG_DMICBCTL, 4, 0),
  476. /* DACs */
  477. SND_SOC_DAPM_DAC_E("HSDAC Left", "Headset Playback",
  478. TWL6040_REG_HSLCTL, 0, 0,
  479. twl6040_hs_dac_event,
  480. SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),
  481. SND_SOC_DAPM_DAC_E("HSDAC Right", "Headset Playback",
  482. TWL6040_REG_HSRCTL, 0, 0,
  483. twl6040_hs_dac_event,
  484. SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),
  485. SND_SOC_DAPM_DAC_E("HFDAC Left", "Handsfree Playback",
  486. TWL6040_REG_HFLCTL, 0, 0,
  487. twl6040_power_mode_event,
  488. SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),
  489. SND_SOC_DAPM_DAC_E("HFDAC Right", "Handsfree Playback",
  490. TWL6040_REG_HFRCTL, 0, 0,
  491. twl6040_power_mode_event,
  492. SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),
  493. /* Analog playback switches */
  494. SND_SOC_DAPM_SWITCH("HSDAC Left Playback",
  495. SND_SOC_NOPM, 0, 0, &hsdacl_switch_controls),
  496. SND_SOC_DAPM_SWITCH("HSDAC Right Playback",
  497. SND_SOC_NOPM, 0, 0, &hsdacr_switch_controls),
  498. SND_SOC_DAPM_SWITCH("HFDAC Left Playback",
  499. SND_SOC_NOPM, 0, 0, &hfdacl_switch_controls),
  500. SND_SOC_DAPM_SWITCH("HFDAC Right Playback",
  501. SND_SOC_NOPM, 0, 0, &hfdacr_switch_controls),
  502. /* Analog playback drivers */
  503. SND_SOC_DAPM_PGA_E("Handsfree Left Driver",
  504. TWL6040_REG_HFLCTL, 4, 0, NULL, 0,
  505. twl6040_power_mode_event,
  506. SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),
  507. SND_SOC_DAPM_PGA_E("Handsfree Right Driver",
  508. TWL6040_REG_HFRCTL, 4, 0, NULL, 0,
  509. twl6040_power_mode_event,
  510. SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),
  511. SND_SOC_DAPM_PGA("Headset Left Driver",
  512. TWL6040_REG_HSLCTL, 2, 0, NULL, 0),
  513. SND_SOC_DAPM_PGA("Headset Right Driver",
  514. TWL6040_REG_HSRCTL, 2, 0, NULL, 0),
  515. SND_SOC_DAPM_SWITCH_E("Earphone Driver",
  516. SND_SOC_NOPM, 0, 0, &ep_driver_switch_controls,
  517. twl6040_power_mode_event,
  518. SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),
  519. /* Analog playback PGAs */
  520. SND_SOC_DAPM_PGA("HFDAC Left PGA",
  521. TWL6040_REG_HFLCTL, 1, 0, NULL, 0),
  522. SND_SOC_DAPM_PGA("HFDAC Right PGA",
  523. TWL6040_REG_HFRCTL, 1, 0, NULL, 0),
  524. };
  525. static const struct snd_soc_dapm_route intercon[] = {
  526. /* Capture path */
  527. {"Analog Left Capture Route", "Headset Mic", "HSMIC"},
  528. {"Analog Left Capture Route", "Main Mic", "MAINMIC"},
  529. {"Analog Left Capture Route", "Aux/FM Left", "AFML"},
  530. {"Analog Right Capture Route", "Headset Mic", "HSMIC"},
  531. {"Analog Right Capture Route", "Sub Mic", "SUBMIC"},
  532. {"Analog Right Capture Route", "Aux/FM Right", "AFMR"},
  533. {"MicAmpL", NULL, "Analog Left Capture Route"},
  534. {"MicAmpR", NULL, "Analog Right Capture Route"},
  535. {"ADC Left", NULL, "MicAmpL"},
  536. {"ADC Right", NULL, "MicAmpR"},
  537. /* Headset playback path */
  538. {"HSDAC Left Playback", "Switch", "HSDAC Left"},
  539. {"HSDAC Right Playback", "Switch", "HSDAC Right"},
  540. {"Headset Left Driver", NULL, "HSDAC Left Playback"},
  541. {"Headset Right Driver", NULL, "HSDAC Right Playback"},
  542. {"HSOL", NULL, "Headset Left Driver"},
  543. {"HSOR", NULL, "Headset Right Driver"},
  544. /* Earphone playback path */
  545. {"Earphone Driver", "Switch", "HSDAC Left"},
  546. {"EP", NULL, "Earphone Driver"},
  547. /* Handsfree playback path */
  548. {"HFDAC Left Playback", "Switch", "HFDAC Left"},
  549. {"HFDAC Right Playback", "Switch", "HFDAC Right"},
  550. {"HFDAC Left PGA", NULL, "HFDAC Left Playback"},
  551. {"HFDAC Right PGA", NULL, "HFDAC Right Playback"},
  552. {"Handsfree Left Driver", "Switch", "HFDAC Left PGA"},
  553. {"Handsfree Right Driver", "Switch", "HFDAC Right PGA"},
  554. {"HFL", NULL, "Handsfree Left Driver"},
  555. {"HFR", NULL, "Handsfree Right Driver"},
  556. };
  557. static int twl6040_add_widgets(struct snd_soc_codec *codec)
  558. {
  559. snd_soc_dapm_new_controls(codec, twl6040_dapm_widgets,
  560. ARRAY_SIZE(twl6040_dapm_widgets));
  561. snd_soc_dapm_add_routes(codec, intercon, ARRAY_SIZE(intercon));
  562. snd_soc_dapm_new_widgets(codec);
  563. return 0;
  564. }
  565. static int twl6040_power_up_completion(struct snd_soc_codec *codec,
  566. int naudint)
  567. {
  568. struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
  569. int time_left;
  570. u8 intid;
  571. time_left = wait_for_completion_timeout(&priv->ready,
  572. msecs_to_jiffies(48));
  573. if (!time_left) {
  574. twl_i2c_read_u8(TWL4030_MODULE_AUDIO_VOICE, &intid,
  575. TWL6040_REG_INTID);
  576. if (!(intid & TWL6040_READYINT)) {
  577. dev_err(codec->dev, "timeout waiting for READYINT\n");
  578. return -ETIMEDOUT;
  579. }
  580. }
  581. priv->codec_powered = 1;
  582. return 0;
  583. }
  584. static int twl6040_set_bias_level(struct snd_soc_codec *codec,
  585. enum snd_soc_bias_level level)
  586. {
  587. struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
  588. int audpwron = priv->audpwron;
  589. int naudint = priv->naudint;
  590. int ret;
  591. switch (level) {
  592. case SND_SOC_BIAS_ON:
  593. break;
  594. case SND_SOC_BIAS_PREPARE:
  595. break;
  596. case SND_SOC_BIAS_STANDBY:
  597. if (priv->codec_powered)
  598. break;
  599. if (gpio_is_valid(audpwron)) {
  600. /* use AUDPWRON line */
  601. gpio_set_value(audpwron, 1);
  602. /* wait for power-up completion */
  603. ret = twl6040_power_up_completion(codec, naudint);
  604. if (ret)
  605. return ret;
  606. /* sync registers updated during power-up sequence */
  607. twl6040_read_reg_volatile(codec, TWL6040_REG_NCPCTL);
  608. twl6040_read_reg_volatile(codec, TWL6040_REG_LDOCTL);
  609. twl6040_read_reg_volatile(codec, TWL6040_REG_LPPLLCTL);
  610. } else {
  611. /* use manual power-up sequence */
  612. twl6040_power_up(codec);
  613. priv->codec_powered = 1;
  614. }
  615. /* initialize vdd/vss registers with reg_cache */
  616. twl6040_init_vdd_regs(codec);
  617. break;
  618. case SND_SOC_BIAS_OFF:
  619. if (!priv->codec_powered)
  620. break;
  621. if (gpio_is_valid(audpwron)) {
  622. /* use AUDPWRON line */
  623. gpio_set_value(audpwron, 0);
  624. /* power-down sequence latency */
  625. udelay(500);
  626. /* sync registers updated during power-down sequence */
  627. twl6040_read_reg_volatile(codec, TWL6040_REG_NCPCTL);
  628. twl6040_read_reg_volatile(codec, TWL6040_REG_LDOCTL);
  629. twl6040_write_reg_cache(codec, TWL6040_REG_LPPLLCTL,
  630. 0x00);
  631. } else {
  632. /* use manual power-down sequence */
  633. twl6040_power_down(codec);
  634. }
  635. priv->codec_powered = 0;
  636. break;
  637. }
  638. codec->bias_level = level;
  639. return 0;
  640. }
  641. /* set of rates for each pll: low-power and high-performance */
  642. static unsigned int lp_rates[] = {
  643. 88200,
  644. 96000,
  645. };
  646. static struct snd_pcm_hw_constraint_list lp_constraints = {
  647. .count = ARRAY_SIZE(lp_rates),
  648. .list = lp_rates,
  649. };
  650. static unsigned int hp_rates[] = {
  651. 96000,
  652. };
  653. static struct snd_pcm_hw_constraint_list hp_constraints = {
  654. .count = ARRAY_SIZE(hp_rates),
  655. .list = hp_rates,
  656. };
  657. static int twl6040_startup(struct snd_pcm_substream *substream,
  658. struct snd_soc_dai *dai)
  659. {
  660. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  661. struct snd_soc_codec *codec = rtd->codec;
  662. struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
  663. if (!priv->sysclk) {
  664. dev_err(codec->dev,
  665. "no mclk configured, call set_sysclk() on init\n");
  666. return -EINVAL;
  667. }
  668. /*
  669. * capture is not supported at 17.64 MHz,
  670. * it's reserved for headset low-power playback scenario
  671. */
  672. if ((priv->sysclk == 17640000) && substream->stream) {
  673. dev_err(codec->dev,
  674. "capture mode is not supported at %dHz\n",
  675. priv->sysclk);
  676. return -EINVAL;
  677. }
  678. snd_pcm_hw_constraint_list(substream->runtime, 0,
  679. SNDRV_PCM_HW_PARAM_RATE,
  680. priv->sysclk_constraints);
  681. return 0;
  682. }
  683. static int twl6040_hw_params(struct snd_pcm_substream *substream,
  684. struct snd_pcm_hw_params *params,
  685. struct snd_soc_dai *dai)
  686. {
  687. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  688. struct snd_soc_codec *codec = rtd->codec;
  689. struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
  690. u8 lppllctl;
  691. int rate;
  692. /* nothing to do for high-perf pll, it supports only 48 kHz */
  693. if (priv->pll == TWL6040_HPPLL_ID)
  694. return 0;
  695. lppllctl = twl6040_read_reg_cache(codec, TWL6040_REG_LPPLLCTL);
  696. rate = params_rate(params);
  697. switch (rate) {
  698. case 88200:
  699. lppllctl |= TWL6040_LPLLFIN;
  700. priv->sysclk = 17640000;
  701. break;
  702. case 96000:
  703. lppllctl &= ~TWL6040_LPLLFIN;
  704. priv->sysclk = 19200000;
  705. break;
  706. default:
  707. dev_err(codec->dev, "unsupported rate %d\n", rate);
  708. return -EINVAL;
  709. }
  710. twl6040_write(codec, TWL6040_REG_LPPLLCTL, lppllctl);
  711. return 0;
  712. }
  713. static int twl6040_trigger(struct snd_pcm_substream *substream,
  714. int cmd, struct snd_soc_dai *dai)
  715. {
  716. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  717. struct snd_soc_codec *codec = rtd->codec;
  718. struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
  719. switch (cmd) {
  720. case SNDRV_PCM_TRIGGER_START:
  721. case SNDRV_PCM_TRIGGER_RESUME:
  722. /*
  723. * low-power playback mode is restricted
  724. * for headset path only
  725. */
  726. if ((priv->sysclk == 17640000) && priv->non_lp) {
  727. dev_err(codec->dev,
  728. "some enabled paths aren't supported at %dHz\n",
  729. priv->sysclk);
  730. return -EPERM;
  731. }
  732. break;
  733. default:
  734. break;
  735. }
  736. return 0;
  737. }
  738. static int twl6040_set_dai_sysclk(struct snd_soc_dai *codec_dai,
  739. int clk_id, unsigned int freq, int dir)
  740. {
  741. struct snd_soc_codec *codec = codec_dai->codec;
  742. struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
  743. u8 hppllctl, lppllctl;
  744. hppllctl = twl6040_read_reg_cache(codec, TWL6040_REG_HPPLLCTL);
  745. lppllctl = twl6040_read_reg_cache(codec, TWL6040_REG_LPPLLCTL);
  746. switch (clk_id) {
  747. case TWL6040_SYSCLK_SEL_LPPLL:
  748. switch (freq) {
  749. case 32768:
  750. /* headset dac and driver must be in low-power mode */
  751. headset_power_mode(codec, 0);
  752. /* clk32k input requires low-power pll */
  753. lppllctl |= TWL6040_LPLLENA;
  754. twl6040_write(codec, TWL6040_REG_LPPLLCTL, lppllctl);
  755. mdelay(5);
  756. lppllctl &= ~TWL6040_HPLLSEL;
  757. twl6040_write(codec, TWL6040_REG_LPPLLCTL, lppllctl);
  758. hppllctl &= ~TWL6040_HPLLENA;
  759. twl6040_write(codec, TWL6040_REG_HPPLLCTL, hppllctl);
  760. break;
  761. default:
  762. dev_err(codec->dev, "unknown mclk freq %d\n", freq);
  763. return -EINVAL;
  764. }
  765. /* lppll divider */
  766. switch (priv->sysclk) {
  767. case 17640000:
  768. lppllctl |= TWL6040_LPLLFIN;
  769. break;
  770. case 19200000:
  771. lppllctl &= ~TWL6040_LPLLFIN;
  772. break;
  773. default:
  774. /* sysclk not yet configured */
  775. lppllctl &= ~TWL6040_LPLLFIN;
  776. priv->sysclk = 19200000;
  777. break;
  778. }
  779. twl6040_write(codec, TWL6040_REG_LPPLLCTL, lppllctl);
  780. priv->pll = TWL6040_LPPLL_ID;
  781. priv->sysclk_constraints = &lp_constraints;
  782. break;
  783. case TWL6040_SYSCLK_SEL_HPPLL:
  784. hppllctl &= ~TWL6040_MCLK_MSK;
  785. switch (freq) {
  786. case 12000000:
  787. /* mclk input, pll enabled */
  788. hppllctl |= TWL6040_MCLK_12000KHZ |
  789. TWL6040_HPLLSQRBP |
  790. TWL6040_HPLLENA;
  791. break;
  792. case 19200000:
  793. /* mclk input, pll disabled */
  794. hppllctl |= TWL6040_MCLK_19200KHZ |
  795. TWL6040_HPLLSQRENA |
  796. TWL6040_HPLLBP;
  797. break;
  798. case 26000000:
  799. /* mclk input, pll enabled */
  800. hppllctl |= TWL6040_MCLK_26000KHZ |
  801. TWL6040_HPLLSQRBP |
  802. TWL6040_HPLLENA;
  803. break;
  804. case 38400000:
  805. /* clk slicer, pll disabled */
  806. hppllctl |= TWL6040_MCLK_38400KHZ |
  807. TWL6040_HPLLSQRENA |
  808. TWL6040_HPLLBP;
  809. break;
  810. default:
  811. dev_err(codec->dev, "unknown mclk freq %d\n", freq);
  812. return -EINVAL;
  813. }
  814. /* headset dac and driver must be in high-performance mode */
  815. headset_power_mode(codec, 1);
  816. twl6040_write(codec, TWL6040_REG_HPPLLCTL, hppllctl);
  817. udelay(500);
  818. lppllctl |= TWL6040_HPLLSEL;
  819. twl6040_write(codec, TWL6040_REG_LPPLLCTL, lppllctl);
  820. lppllctl &= ~TWL6040_LPLLENA;
  821. twl6040_write(codec, TWL6040_REG_LPPLLCTL, lppllctl);
  822. /* high-performance pll can provide only 19.2 MHz */
  823. priv->pll = TWL6040_HPPLL_ID;
  824. priv->sysclk = 19200000;
  825. priv->sysclk_constraints = &hp_constraints;
  826. break;
  827. default:
  828. dev_err(codec->dev, "unknown clk_id %d\n", clk_id);
  829. return -EINVAL;
  830. }
  831. return 0;
  832. }
  833. static struct snd_soc_dai_ops twl6040_dai_ops = {
  834. .startup = twl6040_startup,
  835. .hw_params = twl6040_hw_params,
  836. .trigger = twl6040_trigger,
  837. .set_sysclk = twl6040_set_dai_sysclk,
  838. };
  839. static struct snd_soc_dai_driver twl6040_dai = {
  840. .name = "twl6040-hifi",
  841. .playback = {
  842. .stream_name = "Playback",
  843. .channels_min = 1,
  844. .channels_max = 4,
  845. .rates = TWL6040_RATES,
  846. .formats = TWL6040_FORMATS,
  847. },
  848. .capture = {
  849. .stream_name = "Capture",
  850. .channels_min = 1,
  851. .channels_max = 2,
  852. .rates = TWL6040_RATES,
  853. .formats = TWL6040_FORMATS,
  854. },
  855. .ops = &twl6040_dai_ops,
  856. };
  857. #ifdef CONFIG_PM
  858. static int twl6040_suspend(struct snd_soc_codec *codec, pm_message_t state)
  859. {
  860. twl6040_set_bias_level(codec, SND_SOC_BIAS_OFF);
  861. return 0;
  862. }
  863. static int twl6040_resume(struct snd_soc_codec *codec)
  864. {
  865. twl6040_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
  866. return 0;
  867. }
  868. #else
  869. #define twl6040_suspend NULL
  870. #define twl6040_resume NULL
  871. #endif
  872. static int twl6040_probe(struct snd_soc_codec *codec)
  873. {
  874. struct twl4030_codec_data *twl_codec = codec->dev->platform_data;
  875. struct twl6040_data *priv;
  876. int audpwron, naudint;
  877. int ret = 0;
  878. priv = kzalloc(sizeof(struct twl6040_data), GFP_KERNEL);
  879. if (priv == NULL)
  880. return -ENOMEM;
  881. snd_soc_codec_set_drvdata(codec, priv);
  882. if (twl_codec) {
  883. audpwron = twl_codec->audpwron_gpio;
  884. naudint = twl_codec->naudint_irq;
  885. } else {
  886. audpwron = -EINVAL;
  887. naudint = 0;
  888. }
  889. priv->audpwron = audpwron;
  890. priv->naudint = naudint;
  891. init_completion(&priv->ready);
  892. if (gpio_is_valid(audpwron)) {
  893. ret = gpio_request(audpwron, "audpwron");
  894. if (ret)
  895. goto gpio1_err;
  896. ret = gpio_direction_output(audpwron, 0);
  897. if (ret)
  898. goto gpio2_err;
  899. priv->codec_powered = 0;
  900. }
  901. if (naudint) {
  902. /* audio interrupt */
  903. ret = request_threaded_irq(naudint, NULL,
  904. twl6040_naudint_handler,
  905. IRQF_TRIGGER_LOW | IRQF_ONESHOT,
  906. "twl6040_codec", codec);
  907. if (ret)
  908. goto gpio2_err;
  909. } else {
  910. if (gpio_is_valid(audpwron)) {
  911. /* enable only codec ready interrupt */
  912. twl6040_write_reg_cache(codec, TWL6040_REG_INTMR,
  913. ~TWL6040_READYMSK & TWL6040_ALLINT_MSK);
  914. } else {
  915. /* no interrupts at all */
  916. twl6040_write_reg_cache(codec, TWL6040_REG_INTMR,
  917. TWL6040_ALLINT_MSK);
  918. }
  919. }
  920. /* init vio registers */
  921. twl6040_init_vio_regs(codec);
  922. /* power on device */
  923. ret = twl6040_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
  924. if (ret)
  925. goto irq_err;
  926. snd_soc_add_controls(codec, twl6040_snd_controls,
  927. ARRAY_SIZE(twl6040_snd_controls));
  928. twl6040_add_widgets(codec);
  929. return 0;
  930. irq_err:
  931. if (naudint)
  932. free_irq(naudint, codec);
  933. gpio2_err:
  934. if (gpio_is_valid(audpwron))
  935. gpio_free(audpwron);
  936. gpio1_err:
  937. kfree(priv);
  938. return ret;
  939. }
  940. static int twl6040_remove(struct snd_soc_codec *codec)
  941. {
  942. struct twl6040_data *priv = snd_soc_codec_get_drvdata(codec);
  943. int audpwron = priv->audpwron;
  944. int naudint = priv->naudint;
  945. twl6040_set_bias_level(codec, SND_SOC_BIAS_OFF);
  946. if (gpio_is_valid(audpwron))
  947. gpio_free(audpwron);
  948. if (naudint)
  949. free_irq(naudint, codec);
  950. kfree(priv);
  951. return 0;
  952. }
  953. static struct snd_soc_codec_driver soc_codec_dev_twl6040 = {
  954. .probe = twl6040_probe,
  955. .remove = twl6040_remove,
  956. .suspend = twl6040_suspend,
  957. .resume = twl6040_resume,
  958. .read = twl6040_read_reg_cache,
  959. .write = twl6040_write,
  960. .set_bias_level = twl6040_set_bias_level,
  961. .reg_cache_size = ARRAY_SIZE(twl6040_reg),
  962. .reg_word_size = sizeof(u8),
  963. .reg_cache_default = twl6040_reg,
  964. };
  965. static int __devinit twl6040_codec_probe(struct platform_device *pdev)
  966. {
  967. return snd_soc_register_codec(&pdev->dev,
  968. &soc_codec_dev_twl6040, &twl6040_dai, 1);
  969. }
  970. static int __devexit twl6040_codec_remove(struct platform_device *pdev)
  971. {
  972. snd_soc_unregister_codec(&pdev->dev);
  973. return 0;
  974. }
  975. static struct platform_driver twl6040_codec_driver = {
  976. .driver = {
  977. .name = "twl6040-codec",
  978. .owner = THIS_MODULE,
  979. },
  980. .probe = twl6040_codec_probe,
  981. .remove = __devexit_p(twl6040_codec_remove),
  982. };
  983. static int __init twl6040_codec_init(void)
  984. {
  985. return platform_driver_register(&twl6040_codec_driver);
  986. }
  987. module_init(twl6040_codec_init);
  988. static void __exit twl6040_codec_exit(void)
  989. {
  990. platform_driver_unregister(&twl6040_codec_driver);
  991. }
  992. module_exit(twl6040_codec_exit);
  993. MODULE_DESCRIPTION("ASoC TWL6040 codec driver");
  994. MODULE_AUTHOR("Misael Lopez Cruz");
  995. MODULE_LICENSE("GPL");