ehci-fsl.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480
  1. /*
  2. * Copyright 2005-2009 MontaVista Software, Inc.
  3. * Copyright 2008 Freescale Semiconductor, Inc.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of the GNU General Public License as published by the
  7. * Free Software Foundation; either version 2 of the License, or (at your
  8. * option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
  12. * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
  13. * for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software Foundation,
  17. * Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  18. *
  19. * Ported to 834x by Randy Vinson <rvinson@mvista.com> using code provided
  20. * by Hunter Wu.
  21. * Power Management support by Dave Liu <daveliu@freescale.com>,
  22. * Jerry Huang <Chang-Ming.Huang@freescale.com> and
  23. * Anton Vorontsov <avorontsov@ru.mvista.com>.
  24. */
  25. #include <linux/kernel.h>
  26. #include <linux/types.h>
  27. #include <linux/delay.h>
  28. #include <linux/pm.h>
  29. #include <linux/platform_device.h>
  30. #include <linux/fsl_devices.h>
  31. #include "ehci-fsl.h"
  32. /* configure so an HC device and id are always provided */
  33. /* always called with process context; sleeping is OK */
  34. /**
  35. * usb_hcd_fsl_probe - initialize FSL-based HCDs
  36. * @drvier: Driver to be used for this HCD
  37. * @pdev: USB Host Controller being probed
  38. * Context: !in_interrupt()
  39. *
  40. * Allocates basic resources for this USB host controller.
  41. *
  42. */
  43. static int usb_hcd_fsl_probe(const struct hc_driver *driver,
  44. struct platform_device *pdev)
  45. {
  46. struct fsl_usb2_platform_data *pdata;
  47. struct usb_hcd *hcd;
  48. struct resource *res;
  49. int irq;
  50. int retval;
  51. unsigned int temp;
  52. pr_debug("initializing FSL-SOC USB Controller\n");
  53. /* Need platform data for setup */
  54. pdata = (struct fsl_usb2_platform_data *)pdev->dev.platform_data;
  55. if (!pdata) {
  56. dev_err(&pdev->dev,
  57. "No platform data for %s.\n", dev_name(&pdev->dev));
  58. return -ENODEV;
  59. }
  60. /*
  61. * This is a host mode driver, verify that we're supposed to be
  62. * in host mode.
  63. */
  64. if (!((pdata->operating_mode == FSL_USB2_DR_HOST) ||
  65. (pdata->operating_mode == FSL_USB2_MPH_HOST) ||
  66. (pdata->operating_mode == FSL_USB2_DR_OTG))) {
  67. dev_err(&pdev->dev,
  68. "Non Host Mode configured for %s. Wrong driver linked.\n",
  69. dev_name(&pdev->dev));
  70. return -ENODEV;
  71. }
  72. res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
  73. if (!res) {
  74. dev_err(&pdev->dev,
  75. "Found HC with no IRQ. Check %s setup!\n",
  76. dev_name(&pdev->dev));
  77. return -ENODEV;
  78. }
  79. irq = res->start;
  80. hcd = usb_create_hcd(driver, &pdev->dev, dev_name(&pdev->dev));
  81. if (!hcd) {
  82. retval = -ENOMEM;
  83. goto err1;
  84. }
  85. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  86. if (!res) {
  87. dev_err(&pdev->dev,
  88. "Found HC with no register addr. Check %s setup!\n",
  89. dev_name(&pdev->dev));
  90. retval = -ENODEV;
  91. goto err2;
  92. }
  93. hcd->rsrc_start = res->start;
  94. hcd->rsrc_len = res->end - res->start + 1;
  95. if (!request_mem_region(hcd->rsrc_start, hcd->rsrc_len,
  96. driver->description)) {
  97. dev_dbg(&pdev->dev, "controller already in use\n");
  98. retval = -EBUSY;
  99. goto err2;
  100. }
  101. hcd->regs = ioremap(hcd->rsrc_start, hcd->rsrc_len);
  102. if (hcd->regs == NULL) {
  103. dev_dbg(&pdev->dev, "error mapping memory\n");
  104. retval = -EFAULT;
  105. goto err3;
  106. }
  107. pdata->regs = hcd->regs;
  108. /*
  109. * do platform specific init: check the clock, grab/config pins, etc.
  110. */
  111. if (pdata->init && pdata->init(pdev)) {
  112. retval = -ENODEV;
  113. goto err3;
  114. }
  115. /*
  116. * Check if it is MPC5121 SoC, otherwise set pdata->have_sysif_regs
  117. * flag for 83xx or 8536 system interface registers.
  118. */
  119. if (pdata->big_endian_mmio)
  120. temp = in_be32(hcd->regs + FSL_SOC_USB_ID);
  121. else
  122. temp = in_le32(hcd->regs + FSL_SOC_USB_ID);
  123. if ((temp & ID_MSK) != (~((temp & NID_MSK) >> 8) & ID_MSK))
  124. pdata->have_sysif_regs = 1;
  125. /* Enable USB controller, 83xx or 8536 */
  126. if (pdata->have_sysif_regs)
  127. setbits32(hcd->regs + FSL_SOC_USB_CTRL, 0x4);
  128. /* Don't need to set host mode here. It will be done by tdi_reset() */
  129. retval = usb_add_hcd(hcd, irq, IRQF_DISABLED | IRQF_SHARED);
  130. if (retval != 0)
  131. goto err4;
  132. return retval;
  133. err4:
  134. iounmap(hcd->regs);
  135. err3:
  136. release_mem_region(hcd->rsrc_start, hcd->rsrc_len);
  137. err2:
  138. usb_put_hcd(hcd);
  139. err1:
  140. dev_err(&pdev->dev, "init %s fail, %d\n", dev_name(&pdev->dev), retval);
  141. if (pdata->exit)
  142. pdata->exit(pdev);
  143. return retval;
  144. }
  145. /* may be called without controller electrically present */
  146. /* may be called with controller, bus, and devices active */
  147. /**
  148. * usb_hcd_fsl_remove - shutdown processing for FSL-based HCDs
  149. * @dev: USB Host Controller being removed
  150. * Context: !in_interrupt()
  151. *
  152. * Reverses the effect of usb_hcd_fsl_probe().
  153. *
  154. */
  155. static void usb_hcd_fsl_remove(struct usb_hcd *hcd,
  156. struct platform_device *pdev)
  157. {
  158. struct fsl_usb2_platform_data *pdata = pdev->dev.platform_data;
  159. usb_remove_hcd(hcd);
  160. /*
  161. * do platform specific un-initialization:
  162. * release iomux pins, disable clock, etc.
  163. */
  164. if (pdata->exit)
  165. pdata->exit(pdev);
  166. iounmap(hcd->regs);
  167. release_mem_region(hcd->rsrc_start, hcd->rsrc_len);
  168. usb_put_hcd(hcd);
  169. }
  170. static void ehci_fsl_setup_phy(struct ehci_hcd *ehci,
  171. enum fsl_usb2_phy_modes phy_mode,
  172. unsigned int port_offset)
  173. {
  174. u32 portsc;
  175. portsc = ehci_readl(ehci, &ehci->regs->port_status[port_offset]);
  176. portsc &= ~(PORT_PTS_MSK | PORT_PTS_PTW);
  177. switch (phy_mode) {
  178. case FSL_USB2_PHY_ULPI:
  179. portsc |= PORT_PTS_ULPI;
  180. break;
  181. case FSL_USB2_PHY_SERIAL:
  182. portsc |= PORT_PTS_SERIAL;
  183. break;
  184. case FSL_USB2_PHY_UTMI_WIDE:
  185. portsc |= PORT_PTS_PTW;
  186. /* fall through */
  187. case FSL_USB2_PHY_UTMI:
  188. portsc |= PORT_PTS_UTMI;
  189. break;
  190. case FSL_USB2_PHY_NONE:
  191. break;
  192. }
  193. ehci_writel(ehci, portsc, &ehci->regs->port_status[port_offset]);
  194. }
  195. static void ehci_fsl_usb_setup(struct ehci_hcd *ehci)
  196. {
  197. struct usb_hcd *hcd = ehci_to_hcd(ehci);
  198. struct fsl_usb2_platform_data *pdata;
  199. void __iomem *non_ehci = hcd->regs;
  200. u32 temp;
  201. pdata = hcd->self.controller->platform_data;
  202. /* Enable PHY interface in the control reg. */
  203. if (pdata->have_sysif_regs) {
  204. temp = in_be32(non_ehci + FSL_SOC_USB_CTRL);
  205. out_be32(non_ehci + FSL_SOC_USB_CTRL, temp | 0x00000004);
  206. out_be32(non_ehci + FSL_SOC_USB_SNOOP1, 0x0000001b);
  207. }
  208. #if defined(CONFIG_PPC32) && !defined(CONFIG_NOT_COHERENT_CACHE)
  209. /*
  210. * Turn on cache snooping hardware, since some PowerPC platforms
  211. * wholly rely on hardware to deal with cache coherent
  212. */
  213. /* Setup Snooping for all the 4GB space */
  214. /* SNOOP1 starts from 0x0, size 2G */
  215. out_be32(non_ehci + FSL_SOC_USB_SNOOP1, 0x0 | SNOOP_SIZE_2GB);
  216. /* SNOOP2 starts from 0x80000000, size 2G */
  217. out_be32(non_ehci + FSL_SOC_USB_SNOOP2, 0x80000000 | SNOOP_SIZE_2GB);
  218. #endif
  219. if ((pdata->operating_mode == FSL_USB2_DR_HOST) ||
  220. (pdata->operating_mode == FSL_USB2_DR_OTG))
  221. ehci_fsl_setup_phy(ehci, pdata->phy_mode, 0);
  222. if (pdata->operating_mode == FSL_USB2_MPH_HOST) {
  223. unsigned int chip, rev, svr;
  224. svr = mfspr(SPRN_SVR);
  225. chip = svr >> 16;
  226. rev = (svr >> 4) & 0xf;
  227. /* Deal with USB Erratum #14 on MPC834x Rev 1.0 & 1.1 chips */
  228. if ((rev == 1) && (chip >= 0x8050) && (chip <= 0x8055))
  229. ehci->has_fsl_port_bug = 1;
  230. if (pdata->port_enables & FSL_USB2_PORT0_ENABLED)
  231. ehci_fsl_setup_phy(ehci, pdata->phy_mode, 0);
  232. if (pdata->port_enables & FSL_USB2_PORT1_ENABLED)
  233. ehci_fsl_setup_phy(ehci, pdata->phy_mode, 1);
  234. }
  235. if (pdata->have_sysif_regs) {
  236. #ifdef CONFIG_PPC_85xx
  237. out_be32(non_ehci + FSL_SOC_USB_PRICTRL, 0x00000008);
  238. out_be32(non_ehci + FSL_SOC_USB_AGECNTTHRSH, 0x00000080);
  239. #else
  240. out_be32(non_ehci + FSL_SOC_USB_PRICTRL, 0x0000000c);
  241. out_be32(non_ehci + FSL_SOC_USB_AGECNTTHRSH, 0x00000040);
  242. #endif
  243. out_be32(non_ehci + FSL_SOC_USB_SICTRL, 0x00000001);
  244. }
  245. }
  246. /* called after powerup, by probe or system-pm "wakeup" */
  247. static int ehci_fsl_reinit(struct ehci_hcd *ehci)
  248. {
  249. ehci_fsl_usb_setup(ehci);
  250. ehci_port_power(ehci, 0);
  251. return 0;
  252. }
  253. /* called during probe() after chip reset completes */
  254. static int ehci_fsl_setup(struct usb_hcd *hcd)
  255. {
  256. struct ehci_hcd *ehci = hcd_to_ehci(hcd);
  257. int retval;
  258. struct fsl_usb2_platform_data *pdata;
  259. pdata = hcd->self.controller->platform_data;
  260. ehci->big_endian_desc = pdata->big_endian_desc;
  261. ehci->big_endian_mmio = pdata->big_endian_mmio;
  262. /* EHCI registers start at offset 0x100 */
  263. ehci->caps = hcd->regs + 0x100;
  264. ehci->regs = hcd->regs + 0x100 +
  265. HC_LENGTH(ehci_readl(ehci, &ehci->caps->hc_capbase));
  266. dbg_hcs_params(ehci, "reset");
  267. dbg_hcc_params(ehci, "reset");
  268. /* cache this readonly data; minimize chip reads */
  269. ehci->hcs_params = ehci_readl(ehci, &ehci->caps->hcs_params);
  270. hcd->has_tt = 1;
  271. retval = ehci_halt(ehci);
  272. if (retval)
  273. return retval;
  274. /* data structure init */
  275. retval = ehci_init(hcd);
  276. if (retval)
  277. return retval;
  278. ehci->sbrn = 0x20;
  279. ehci_reset(ehci);
  280. retval = ehci_fsl_reinit(ehci);
  281. return retval;
  282. }
  283. struct ehci_fsl {
  284. struct ehci_hcd ehci;
  285. #ifdef CONFIG_PM
  286. /* Saved USB PHY settings, need to restore after deep sleep. */
  287. u32 usb_ctrl;
  288. #endif
  289. };
  290. #ifdef CONFIG_PM
  291. static struct ehci_fsl *hcd_to_ehci_fsl(struct usb_hcd *hcd)
  292. {
  293. struct ehci_hcd *ehci = hcd_to_ehci(hcd);
  294. return container_of(ehci, struct ehci_fsl, ehci);
  295. }
  296. static int ehci_fsl_drv_suspend(struct device *dev)
  297. {
  298. struct usb_hcd *hcd = dev_get_drvdata(dev);
  299. struct ehci_fsl *ehci_fsl = hcd_to_ehci_fsl(hcd);
  300. void __iomem *non_ehci = hcd->regs;
  301. ehci_prepare_ports_for_controller_suspend(hcd_to_ehci(hcd),
  302. device_may_wakeup(dev));
  303. if (!fsl_deep_sleep())
  304. return 0;
  305. ehci_fsl->usb_ctrl = in_be32(non_ehci + FSL_SOC_USB_CTRL);
  306. return 0;
  307. }
  308. static int ehci_fsl_drv_resume(struct device *dev)
  309. {
  310. struct usb_hcd *hcd = dev_get_drvdata(dev);
  311. struct ehci_fsl *ehci_fsl = hcd_to_ehci_fsl(hcd);
  312. struct ehci_hcd *ehci = hcd_to_ehci(hcd);
  313. void __iomem *non_ehci = hcd->regs;
  314. ehci_prepare_ports_for_controller_resume(ehci);
  315. if (!fsl_deep_sleep())
  316. return 0;
  317. usb_root_hub_lost_power(hcd->self.root_hub);
  318. /* Restore USB PHY settings and enable the controller. */
  319. out_be32(non_ehci + FSL_SOC_USB_CTRL, ehci_fsl->usb_ctrl);
  320. ehci_reset(ehci);
  321. ehci_fsl_reinit(ehci);
  322. return 0;
  323. }
  324. static int ehci_fsl_drv_restore(struct device *dev)
  325. {
  326. struct usb_hcd *hcd = dev_get_drvdata(dev);
  327. usb_root_hub_lost_power(hcd->self.root_hub);
  328. return 0;
  329. }
  330. static struct dev_pm_ops ehci_fsl_pm_ops = {
  331. .suspend = ehci_fsl_drv_suspend,
  332. .resume = ehci_fsl_drv_resume,
  333. .restore = ehci_fsl_drv_restore,
  334. };
  335. #define EHCI_FSL_PM_OPS (&ehci_fsl_pm_ops)
  336. #else
  337. #define EHCI_FSL_PM_OPS NULL
  338. #endif /* CONFIG_PM */
  339. static const struct hc_driver ehci_fsl_hc_driver = {
  340. .description = hcd_name,
  341. .product_desc = "Freescale On-Chip EHCI Host Controller",
  342. .hcd_priv_size = sizeof(struct ehci_fsl),
  343. /*
  344. * generic hardware linkage
  345. */
  346. .irq = ehci_irq,
  347. .flags = HCD_USB2 | HCD_MEMORY,
  348. /*
  349. * basic lifecycle operations
  350. */
  351. .reset = ehci_fsl_setup,
  352. .start = ehci_run,
  353. .stop = ehci_stop,
  354. .shutdown = ehci_shutdown,
  355. /*
  356. * managing i/o requests and associated device resources
  357. */
  358. .urb_enqueue = ehci_urb_enqueue,
  359. .urb_dequeue = ehci_urb_dequeue,
  360. .endpoint_disable = ehci_endpoint_disable,
  361. .endpoint_reset = ehci_endpoint_reset,
  362. /*
  363. * scheduling support
  364. */
  365. .get_frame_number = ehci_get_frame,
  366. /*
  367. * root hub support
  368. */
  369. .hub_status_data = ehci_hub_status_data,
  370. .hub_control = ehci_hub_control,
  371. .bus_suspend = ehci_bus_suspend,
  372. .bus_resume = ehci_bus_resume,
  373. .relinquish_port = ehci_relinquish_port,
  374. .port_handed_over = ehci_port_handed_over,
  375. .clear_tt_buffer_complete = ehci_clear_tt_buffer_complete,
  376. };
  377. static int ehci_fsl_drv_probe(struct platform_device *pdev)
  378. {
  379. if (usb_disabled())
  380. return -ENODEV;
  381. /* FIXME we only want one one probe() not two */
  382. return usb_hcd_fsl_probe(&ehci_fsl_hc_driver, pdev);
  383. }
  384. static int ehci_fsl_drv_remove(struct platform_device *pdev)
  385. {
  386. struct usb_hcd *hcd = platform_get_drvdata(pdev);
  387. /* FIXME we only want one one remove() not two */
  388. usb_hcd_fsl_remove(hcd, pdev);
  389. return 0;
  390. }
  391. MODULE_ALIAS("platform:fsl-ehci");
  392. static struct platform_driver ehci_fsl_driver = {
  393. .probe = ehci_fsl_drv_probe,
  394. .remove = ehci_fsl_drv_remove,
  395. .shutdown = usb_hcd_platform_shutdown,
  396. .driver = {
  397. .name = "fsl-ehci",
  398. .pm = EHCI_FSL_PM_OPS,
  399. },
  400. };