ab3550-core.c 30 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401
  1. /*
  2. * Copyright (C) 2007-2010 ST-Ericsson
  3. * License terms: GNU General Public License (GPL) version 2
  4. * Low-level core for exclusive access to the AB3550 IC on the I2C bus
  5. * and some basic chip-configuration.
  6. * Author: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
  7. * Author: Mattias Nilsson <mattias.i.nilsson@stericsson.com>
  8. * Author: Mattias Wallin <mattias.wallin@stericsson.com>
  9. * Author: Rickard Andersson <rickard.andersson@stericsson.com>
  10. */
  11. #include <linux/i2c.h>
  12. #include <linux/mutex.h>
  13. #include <linux/err.h>
  14. #include <linux/platform_device.h>
  15. #include <linux/slab.h>
  16. #include <linux/device.h>
  17. #include <linux/irq.h>
  18. #include <linux/interrupt.h>
  19. #include <linux/random.h>
  20. #include <linux/workqueue.h>
  21. #include <linux/debugfs.h>
  22. #include <linux/seq_file.h>
  23. #include <linux/uaccess.h>
  24. #include <linux/mfd/abx500.h>
  25. #include <linux/list.h>
  26. #include <linux/bitops.h>
  27. #include <linux/spinlock.h>
  28. #include <linux/mfd/core.h>
  29. #define AB3550_NAME_STRING "ab3550"
  30. #define AB3550_ID_FORMAT_STRING "AB3550 %s"
  31. #define AB3550_NUM_BANKS 2
  32. #define AB3550_NUM_EVENT_REG 5
  33. /* These are the only registers inside AB3550 used in this main file */
  34. /* Chip ID register */
  35. #define AB3550_CID_REG 0x20
  36. /* Interrupt event registers */
  37. #define AB3550_EVENT_BANK 0
  38. #define AB3550_EVENT_REG 0x22
  39. /* Read/write operation values. */
  40. #define AB3550_PERM_RD (0x01)
  41. #define AB3550_PERM_WR (0x02)
  42. /* Read/write permissions. */
  43. #define AB3550_PERM_RO (AB3550_PERM_RD)
  44. #define AB3550_PERM_RW (AB3550_PERM_RD | AB3550_PERM_WR)
  45. /**
  46. * struct ab3550
  47. * @access_mutex: lock out concurrent accesses to the AB registers
  48. * @i2c_client: I2C client for this chip
  49. * @chip_name: name of this chip variant
  50. * @chip_id: 8 bit chip ID for this chip variant
  51. * @mask_work: a worker for writing to mask registers
  52. * @event_lock: a lock to protect the event_mask
  53. * @event_mask: a local copy of the mask event registers
  54. * @startup_events: a copy of the first reading of the event registers
  55. * @startup_events_read: whether the first events have been read
  56. */
  57. struct ab3550 {
  58. struct mutex access_mutex;
  59. struct i2c_client *i2c_client[AB3550_NUM_BANKS];
  60. char chip_name[32];
  61. u8 chip_id;
  62. struct work_struct mask_work;
  63. spinlock_t event_lock;
  64. u8 event_mask[AB3550_NUM_EVENT_REG];
  65. u8 startup_events[AB3550_NUM_EVENT_REG];
  66. bool startup_events_read;
  67. #ifdef CONFIG_DEBUG_FS
  68. unsigned int debug_bank;
  69. unsigned int debug_address;
  70. #endif
  71. };
  72. /**
  73. * struct ab3550_reg_range
  74. * @first: the first address of the range
  75. * @last: the last address of the range
  76. * @perm: access permissions for the range
  77. */
  78. struct ab3550_reg_range {
  79. u8 first;
  80. u8 last;
  81. u8 perm;
  82. };
  83. /**
  84. * struct ab3550_reg_ranges
  85. * @count: the number of ranges in the list
  86. * @range: the list of register ranges
  87. */
  88. struct ab3550_reg_ranges {
  89. u8 count;
  90. const struct ab3550_reg_range *range;
  91. };
  92. /*
  93. * Permissible register ranges for reading and writing per device and bank.
  94. *
  95. * The ranges must be listed in increasing address order, and no overlaps are
  96. * allowed. It is assumed that write permission implies read permission
  97. * (i.e. only RO and RW permissions should be used). Ranges with write
  98. * permission must not be split up.
  99. */
  100. #define NO_RANGE {.count = 0, .range = NULL,}
  101. static struct
  102. ab3550_reg_ranges ab3550_reg_ranges[AB3550_NUM_DEVICES][AB3550_NUM_BANKS] = {
  103. [AB3550_DEVID_DAC] = {
  104. NO_RANGE,
  105. {
  106. .count = 2,
  107. .range = (struct ab3550_reg_range[]) {
  108. {
  109. .first = 0xb0,
  110. .last = 0xba,
  111. .perm = AB3550_PERM_RW,
  112. },
  113. {
  114. .first = 0xbc,
  115. .last = 0xc3,
  116. .perm = AB3550_PERM_RW,
  117. },
  118. },
  119. },
  120. },
  121. [AB3550_DEVID_LEDS] = {
  122. NO_RANGE,
  123. {
  124. .count = 2,
  125. .range = (struct ab3550_reg_range[]) {
  126. {
  127. .first = 0x5a,
  128. .last = 0x88,
  129. .perm = AB3550_PERM_RW,
  130. },
  131. {
  132. .first = 0x8a,
  133. .last = 0xad,
  134. .perm = AB3550_PERM_RW,
  135. },
  136. }
  137. },
  138. },
  139. [AB3550_DEVID_POWER] = {
  140. {
  141. .count = 1,
  142. .range = (struct ab3550_reg_range[]) {
  143. {
  144. .first = 0x21,
  145. .last = 0x21,
  146. .perm = AB3550_PERM_RO,
  147. },
  148. }
  149. },
  150. NO_RANGE,
  151. },
  152. [AB3550_DEVID_REGULATORS] = {
  153. {
  154. .count = 1,
  155. .range = (struct ab3550_reg_range[]) {
  156. {
  157. .first = 0x69,
  158. .last = 0xa3,
  159. .perm = AB3550_PERM_RW,
  160. },
  161. }
  162. },
  163. {
  164. .count = 1,
  165. .range = (struct ab3550_reg_range[]) {
  166. {
  167. .first = 0x14,
  168. .last = 0x16,
  169. .perm = AB3550_PERM_RW,
  170. },
  171. }
  172. },
  173. },
  174. [AB3550_DEVID_SIM] = {
  175. {
  176. .count = 1,
  177. .range = (struct ab3550_reg_range[]) {
  178. {
  179. .first = 0x21,
  180. .last = 0x21,
  181. .perm = AB3550_PERM_RO,
  182. },
  183. }
  184. },
  185. {
  186. .count = 1,
  187. .range = (struct ab3550_reg_range[]) {
  188. {
  189. .first = 0x14,
  190. .last = 0x17,
  191. .perm = AB3550_PERM_RW,
  192. },
  193. }
  194. },
  195. },
  196. [AB3550_DEVID_UART] = {
  197. NO_RANGE,
  198. NO_RANGE,
  199. },
  200. [AB3550_DEVID_RTC] = {
  201. {
  202. .count = 1,
  203. .range = (struct ab3550_reg_range[]) {
  204. {
  205. .first = 0x00,
  206. .last = 0x0c,
  207. .perm = AB3550_PERM_RW,
  208. },
  209. }
  210. },
  211. NO_RANGE,
  212. },
  213. [AB3550_DEVID_CHARGER] = {
  214. {
  215. .count = 2,
  216. .range = (struct ab3550_reg_range[]) {
  217. {
  218. .first = 0x10,
  219. .last = 0x1a,
  220. .perm = AB3550_PERM_RW,
  221. },
  222. {
  223. .first = 0x21,
  224. .last = 0x21,
  225. .perm = AB3550_PERM_RO,
  226. },
  227. }
  228. },
  229. NO_RANGE,
  230. },
  231. [AB3550_DEVID_ADC] = {
  232. NO_RANGE,
  233. {
  234. .count = 1,
  235. .range = (struct ab3550_reg_range[]) {
  236. {
  237. .first = 0x20,
  238. .last = 0x56,
  239. .perm = AB3550_PERM_RW,
  240. },
  241. }
  242. },
  243. },
  244. [AB3550_DEVID_FUELGAUGE] = {
  245. {
  246. .count = 1,
  247. .range = (struct ab3550_reg_range[]) {
  248. {
  249. .first = 0x21,
  250. .last = 0x21,
  251. .perm = AB3550_PERM_RO,
  252. },
  253. }
  254. },
  255. {
  256. .count = 1,
  257. .range = (struct ab3550_reg_range[]) {
  258. {
  259. .first = 0x00,
  260. .last = 0x0e,
  261. .perm = AB3550_PERM_RW,
  262. },
  263. }
  264. },
  265. },
  266. [AB3550_DEVID_VIBRATOR] = {
  267. NO_RANGE,
  268. {
  269. .count = 1,
  270. .range = (struct ab3550_reg_range[]) {
  271. {
  272. .first = 0x10,
  273. .last = 0x13,
  274. .perm = AB3550_PERM_RW,
  275. },
  276. }
  277. },
  278. },
  279. [AB3550_DEVID_CODEC] = {
  280. {
  281. .count = 2,
  282. .range = (struct ab3550_reg_range[]) {
  283. {
  284. .first = 0x31,
  285. .last = 0x63,
  286. .perm = AB3550_PERM_RW,
  287. },
  288. {
  289. .first = 0x65,
  290. .last = 0x68,
  291. .perm = AB3550_PERM_RW,
  292. },
  293. }
  294. },
  295. NO_RANGE,
  296. },
  297. };
  298. static struct mfd_cell ab3550_devs[AB3550_NUM_DEVICES] = {
  299. [AB3550_DEVID_DAC] = {
  300. .name = "ab3550-dac",
  301. .id = AB3550_DEVID_DAC,
  302. .num_resources = 0,
  303. },
  304. [AB3550_DEVID_LEDS] = {
  305. .name = "ab3550-leds",
  306. .id = AB3550_DEVID_LEDS,
  307. },
  308. [AB3550_DEVID_POWER] = {
  309. .name = "ab3550-power",
  310. .id = AB3550_DEVID_POWER,
  311. },
  312. [AB3550_DEVID_REGULATORS] = {
  313. .name = "ab3550-regulators",
  314. .id = AB3550_DEVID_REGULATORS,
  315. },
  316. [AB3550_DEVID_SIM] = {
  317. .name = "ab3550-sim",
  318. .id = AB3550_DEVID_SIM,
  319. },
  320. [AB3550_DEVID_UART] = {
  321. .name = "ab3550-uart",
  322. .id = AB3550_DEVID_UART,
  323. },
  324. [AB3550_DEVID_RTC] = {
  325. .name = "ab3550-rtc",
  326. .id = AB3550_DEVID_RTC,
  327. },
  328. [AB3550_DEVID_CHARGER] = {
  329. .name = "ab3550-charger",
  330. .id = AB3550_DEVID_CHARGER,
  331. },
  332. [AB3550_DEVID_ADC] = {
  333. .name = "ab3550-adc",
  334. .id = AB3550_DEVID_ADC,
  335. .num_resources = 10,
  336. .resources = (struct resource[]) {
  337. {
  338. .name = "TRIGGER-0",
  339. .flags = IORESOURCE_IRQ,
  340. .start = 16,
  341. .end = 16,
  342. },
  343. {
  344. .name = "TRIGGER-1",
  345. .flags = IORESOURCE_IRQ,
  346. .start = 17,
  347. .end = 17,
  348. },
  349. {
  350. .name = "TRIGGER-2",
  351. .flags = IORESOURCE_IRQ,
  352. .start = 18,
  353. .end = 18,
  354. },
  355. {
  356. .name = "TRIGGER-3",
  357. .flags = IORESOURCE_IRQ,
  358. .start = 19,
  359. .end = 19,
  360. },
  361. {
  362. .name = "TRIGGER-4",
  363. .flags = IORESOURCE_IRQ,
  364. .start = 20,
  365. .end = 20,
  366. },
  367. {
  368. .name = "TRIGGER-5",
  369. .flags = IORESOURCE_IRQ,
  370. .start = 21,
  371. .end = 21,
  372. },
  373. {
  374. .name = "TRIGGER-6",
  375. .flags = IORESOURCE_IRQ,
  376. .start = 22,
  377. .end = 22,
  378. },
  379. {
  380. .name = "TRIGGER-7",
  381. .flags = IORESOURCE_IRQ,
  382. .start = 23,
  383. .end = 23,
  384. },
  385. {
  386. .name = "TRIGGER-VBAT-TXON",
  387. .flags = IORESOURCE_IRQ,
  388. .start = 13,
  389. .end = 13,
  390. },
  391. {
  392. .name = "TRIGGER-VBAT",
  393. .flags = IORESOURCE_IRQ,
  394. .start = 12,
  395. .end = 12,
  396. },
  397. },
  398. },
  399. [AB3550_DEVID_FUELGAUGE] = {
  400. .name = "ab3550-fuelgauge",
  401. .id = AB3550_DEVID_FUELGAUGE,
  402. },
  403. [AB3550_DEVID_VIBRATOR] = {
  404. .name = "ab3550-vibrator",
  405. .id = AB3550_DEVID_VIBRATOR,
  406. },
  407. [AB3550_DEVID_CODEC] = {
  408. .name = "ab3550-codec",
  409. .id = AB3550_DEVID_CODEC,
  410. },
  411. };
  412. /*
  413. * I2C transactions with error messages.
  414. */
  415. static int ab3550_i2c_master_send(struct ab3550 *ab, u8 bank, u8 *data,
  416. u8 count)
  417. {
  418. int err;
  419. err = i2c_master_send(ab->i2c_client[bank], data, count);
  420. if (err < 0) {
  421. dev_err(&ab->i2c_client[0]->dev, "send error: %d\n", err);
  422. return err;
  423. }
  424. return 0;
  425. }
  426. static int ab3550_i2c_master_recv(struct ab3550 *ab, u8 bank, u8 *data,
  427. u8 count)
  428. {
  429. int err;
  430. err = i2c_master_recv(ab->i2c_client[bank], data, count);
  431. if (err < 0) {
  432. dev_err(&ab->i2c_client[0]->dev, "receive error: %d\n", err);
  433. return err;
  434. }
  435. return 0;
  436. }
  437. /*
  438. * Functionality for getting/setting register values.
  439. */
  440. static int get_register_interruptible(struct ab3550 *ab, u8 bank, u8 reg,
  441. u8 *value)
  442. {
  443. int err;
  444. err = mutex_lock_interruptible(&ab->access_mutex);
  445. if (err)
  446. return err;
  447. err = ab3550_i2c_master_send(ab, bank, &reg, 1);
  448. if (!err)
  449. err = ab3550_i2c_master_recv(ab, bank, value, 1);
  450. mutex_unlock(&ab->access_mutex);
  451. return err;
  452. }
  453. static int get_register_page_interruptible(struct ab3550 *ab, u8 bank,
  454. u8 first_reg, u8 *regvals, u8 numregs)
  455. {
  456. int err;
  457. err = mutex_lock_interruptible(&ab->access_mutex);
  458. if (err)
  459. return err;
  460. err = ab3550_i2c_master_send(ab, bank, &first_reg, 1);
  461. if (!err)
  462. err = ab3550_i2c_master_recv(ab, bank, regvals, numregs);
  463. mutex_unlock(&ab->access_mutex);
  464. return err;
  465. }
  466. static int mask_and_set_register_interruptible(struct ab3550 *ab, u8 bank,
  467. u8 reg, u8 bitmask, u8 bitvalues)
  468. {
  469. int err = 0;
  470. if (likely(bitmask)) {
  471. u8 reg_bits[2] = {reg, 0};
  472. err = mutex_lock_interruptible(&ab->access_mutex);
  473. if (err)
  474. return err;
  475. if (bitmask == 0xFF) /* No need to read in this case. */
  476. reg_bits[1] = bitvalues;
  477. else { /* Read and modify the register value. */
  478. u8 bits;
  479. err = ab3550_i2c_master_send(ab, bank, &reg, 1);
  480. if (err)
  481. goto unlock_and_return;
  482. err = ab3550_i2c_master_recv(ab, bank, &bits, 1);
  483. if (err)
  484. goto unlock_and_return;
  485. reg_bits[1] = ((~bitmask & bits) |
  486. (bitmask & bitvalues));
  487. }
  488. /* Write the new value. */
  489. err = ab3550_i2c_master_send(ab, bank, reg_bits, 2);
  490. unlock_and_return:
  491. mutex_unlock(&ab->access_mutex);
  492. }
  493. return err;
  494. }
  495. /*
  496. * Read/write permission checking functions.
  497. */
  498. static bool page_write_allowed(const struct ab3550_reg_ranges *ranges,
  499. u8 first_reg, u8 last_reg)
  500. {
  501. u8 i;
  502. if (last_reg < first_reg)
  503. return false;
  504. for (i = 0; i < ranges->count; i++) {
  505. if (first_reg < ranges->range[i].first)
  506. break;
  507. if ((last_reg <= ranges->range[i].last) &&
  508. (ranges->range[i].perm & AB3550_PERM_WR))
  509. return true;
  510. }
  511. return false;
  512. }
  513. static bool reg_write_allowed(const struct ab3550_reg_ranges *ranges, u8 reg)
  514. {
  515. return page_write_allowed(ranges, reg, reg);
  516. }
  517. static bool page_read_allowed(const struct ab3550_reg_ranges *ranges,
  518. u8 first_reg, u8 last_reg)
  519. {
  520. u8 i;
  521. if (last_reg < first_reg)
  522. return false;
  523. /* Find the range (if it exists in the list) that includes first_reg. */
  524. for (i = 0; i < ranges->count; i++) {
  525. if (first_reg < ranges->range[i].first)
  526. return false;
  527. if (first_reg <= ranges->range[i].last)
  528. break;
  529. }
  530. /* Make sure that the entire range up to and including last_reg is
  531. * readable. This may span several of the ranges in the list.
  532. */
  533. while ((i < ranges->count) &&
  534. (ranges->range[i].perm & AB3550_PERM_RD)) {
  535. if (last_reg <= ranges->range[i].last)
  536. return true;
  537. if ((++i >= ranges->count) ||
  538. (ranges->range[i].first !=
  539. (ranges->range[i - 1].last + 1))) {
  540. break;
  541. }
  542. }
  543. return false;
  544. }
  545. static bool reg_read_allowed(const struct ab3550_reg_ranges *ranges, u8 reg)
  546. {
  547. return page_read_allowed(ranges, reg, reg);
  548. }
  549. /*
  550. * The register access functionality.
  551. */
  552. static int ab3550_get_chip_id(struct device *dev)
  553. {
  554. struct ab3550 *ab = dev_get_drvdata(dev->parent);
  555. return (int)ab->chip_id;
  556. }
  557. static int ab3550_mask_and_set_register_interruptible(struct device *dev,
  558. u8 bank, u8 reg, u8 bitmask, u8 bitvalues)
  559. {
  560. struct ab3550 *ab;
  561. struct platform_device *pdev = to_platform_device(dev);
  562. if ((AB3550_NUM_BANKS <= bank) ||
  563. !reg_write_allowed(&ab3550_reg_ranges[pdev->id][bank], reg))
  564. return -EINVAL;
  565. ab = dev_get_drvdata(dev->parent);
  566. return mask_and_set_register_interruptible(ab, bank, reg,
  567. bitmask, bitvalues);
  568. }
  569. static int ab3550_set_register_interruptible(struct device *dev, u8 bank,
  570. u8 reg, u8 value)
  571. {
  572. return ab3550_mask_and_set_register_interruptible(dev, bank, reg, 0xFF,
  573. value);
  574. }
  575. static int ab3550_get_register_interruptible(struct device *dev, u8 bank,
  576. u8 reg, u8 *value)
  577. {
  578. struct ab3550 *ab;
  579. struct platform_device *pdev = to_platform_device(dev);
  580. if ((AB3550_NUM_BANKS <= bank) ||
  581. !reg_read_allowed(&ab3550_reg_ranges[pdev->id][bank], reg))
  582. return -EINVAL;
  583. ab = dev_get_drvdata(dev->parent);
  584. return get_register_interruptible(ab, bank, reg, value);
  585. }
  586. static int ab3550_get_register_page_interruptible(struct device *dev, u8 bank,
  587. u8 first_reg, u8 *regvals, u8 numregs)
  588. {
  589. struct ab3550 *ab;
  590. struct platform_device *pdev = to_platform_device(dev);
  591. if ((AB3550_NUM_BANKS <= bank) ||
  592. !page_read_allowed(&ab3550_reg_ranges[pdev->id][bank],
  593. first_reg, (first_reg + numregs - 1)))
  594. return -EINVAL;
  595. ab = dev_get_drvdata(dev->parent);
  596. return get_register_page_interruptible(ab, bank, first_reg, regvals,
  597. numregs);
  598. }
  599. static int ab3550_event_registers_startup_state_get(struct device *dev,
  600. u8 *event)
  601. {
  602. struct ab3550 *ab;
  603. ab = dev_get_drvdata(dev->parent);
  604. if (!ab->startup_events_read)
  605. return -EAGAIN; /* Try again later */
  606. memcpy(event, ab->startup_events, AB3550_NUM_EVENT_REG);
  607. return 0;
  608. }
  609. static int ab3550_startup_irq_enabled(struct device *dev, unsigned int irq)
  610. {
  611. struct ab3550 *ab;
  612. struct ab3550_platform_data *plf_data;
  613. bool val;
  614. ab = get_irq_chip_data(irq);
  615. plf_data = ab->i2c_client[0]->dev.platform_data;
  616. irq -= plf_data->irq.base;
  617. val = ((ab->startup_events[irq / 8] & BIT(irq % 8)) != 0);
  618. return val;
  619. }
  620. static struct abx500_ops ab3550_ops = {
  621. .get_chip_id = ab3550_get_chip_id,
  622. .get_register = ab3550_get_register_interruptible,
  623. .set_register = ab3550_set_register_interruptible,
  624. .get_register_page = ab3550_get_register_page_interruptible,
  625. .set_register_page = NULL,
  626. .mask_and_set_register = ab3550_mask_and_set_register_interruptible,
  627. .event_registers_startup_state_get =
  628. ab3550_event_registers_startup_state_get,
  629. .startup_irq_enabled = ab3550_startup_irq_enabled,
  630. };
  631. static irqreturn_t ab3550_irq_handler(int irq, void *data)
  632. {
  633. struct ab3550 *ab = data;
  634. int err;
  635. unsigned int i;
  636. u8 e[AB3550_NUM_EVENT_REG];
  637. u8 *events;
  638. unsigned long flags;
  639. events = (ab->startup_events_read ? e : ab->startup_events);
  640. err = get_register_page_interruptible(ab, AB3550_EVENT_BANK,
  641. AB3550_EVENT_REG, events, AB3550_NUM_EVENT_REG);
  642. if (err)
  643. goto err_event_rd;
  644. if (!ab->startup_events_read) {
  645. dev_info(&ab->i2c_client[0]->dev,
  646. "startup events 0x%x,0x%x,0x%x,0x%x,0x%x\n",
  647. ab->startup_events[0], ab->startup_events[1],
  648. ab->startup_events[2], ab->startup_events[3],
  649. ab->startup_events[4]);
  650. ab->startup_events_read = true;
  651. goto out;
  652. }
  653. /* The two highest bits in event[4] are not used. */
  654. events[4] &= 0x3f;
  655. spin_lock_irqsave(&ab->event_lock, flags);
  656. for (i = 0; i < AB3550_NUM_EVENT_REG; i++)
  657. events[i] &= ~ab->event_mask[i];
  658. spin_unlock_irqrestore(&ab->event_lock, flags);
  659. for (i = 0; i < AB3550_NUM_EVENT_REG; i++) {
  660. u8 bit;
  661. u8 event_reg;
  662. dev_dbg(&ab->i2c_client[0]->dev, "IRQ Event[%d]: 0x%2x\n",
  663. i, events[i]);
  664. event_reg = events[i];
  665. for (bit = 0; event_reg; bit++, event_reg /= 2) {
  666. if (event_reg % 2) {
  667. unsigned int irq;
  668. struct ab3550_platform_data *plf_data;
  669. plf_data = ab->i2c_client[0]->dev.platform_data;
  670. irq = plf_data->irq.base + (i * 8) + bit;
  671. handle_nested_irq(irq);
  672. }
  673. }
  674. }
  675. out:
  676. return IRQ_HANDLED;
  677. err_event_rd:
  678. dev_dbg(&ab->i2c_client[0]->dev, "error reading event registers\n");
  679. return IRQ_HANDLED;
  680. }
  681. #ifdef CONFIG_DEBUG_FS
  682. static struct ab3550_reg_ranges debug_ranges[AB3550_NUM_BANKS] = {
  683. {
  684. .count = 6,
  685. .range = (struct ab3550_reg_range[]) {
  686. {
  687. .first = 0x00,
  688. .last = 0x0e,
  689. },
  690. {
  691. .first = 0x10,
  692. .last = 0x1a,
  693. },
  694. {
  695. .first = 0x1e,
  696. .last = 0x4f,
  697. },
  698. {
  699. .first = 0x51,
  700. .last = 0x63,
  701. },
  702. {
  703. .first = 0x65,
  704. .last = 0xa3,
  705. },
  706. {
  707. .first = 0xa5,
  708. .last = 0xa8,
  709. },
  710. }
  711. },
  712. {
  713. .count = 8,
  714. .range = (struct ab3550_reg_range[]) {
  715. {
  716. .first = 0x00,
  717. .last = 0x0e,
  718. },
  719. {
  720. .first = 0x10,
  721. .last = 0x17,
  722. },
  723. {
  724. .first = 0x1a,
  725. .last = 0x1c,
  726. },
  727. {
  728. .first = 0x20,
  729. .last = 0x56,
  730. },
  731. {
  732. .first = 0x5a,
  733. .last = 0x88,
  734. },
  735. {
  736. .first = 0x8a,
  737. .last = 0xad,
  738. },
  739. {
  740. .first = 0xb0,
  741. .last = 0xba,
  742. },
  743. {
  744. .first = 0xbc,
  745. .last = 0xc3,
  746. },
  747. }
  748. },
  749. };
  750. static int ab3550_registers_print(struct seq_file *s, void *p)
  751. {
  752. struct ab3550 *ab = s->private;
  753. int bank;
  754. seq_printf(s, AB3550_NAME_STRING " register values:\n");
  755. for (bank = 0; bank < AB3550_NUM_BANKS; bank++) {
  756. unsigned int i;
  757. seq_printf(s, " bank %d:\n", bank);
  758. for (i = 0; i < debug_ranges[bank].count; i++) {
  759. u8 reg;
  760. for (reg = debug_ranges[bank].range[i].first;
  761. reg <= debug_ranges[bank].range[i].last;
  762. reg++) {
  763. u8 value;
  764. get_register_interruptible(ab, bank, reg,
  765. &value);
  766. seq_printf(s, " [%d/0x%02X]: 0x%02X\n", bank,
  767. reg, value);
  768. }
  769. }
  770. }
  771. return 0;
  772. }
  773. static int ab3550_registers_open(struct inode *inode, struct file *file)
  774. {
  775. return single_open(file, ab3550_registers_print, inode->i_private);
  776. }
  777. static const struct file_operations ab3550_registers_fops = {
  778. .open = ab3550_registers_open,
  779. .read = seq_read,
  780. .llseek = seq_lseek,
  781. .release = single_release,
  782. .owner = THIS_MODULE,
  783. };
  784. static int ab3550_bank_print(struct seq_file *s, void *p)
  785. {
  786. struct ab3550 *ab = s->private;
  787. seq_printf(s, "%d\n", ab->debug_bank);
  788. return 0;
  789. }
  790. static int ab3550_bank_open(struct inode *inode, struct file *file)
  791. {
  792. return single_open(file, ab3550_bank_print, inode->i_private);
  793. }
  794. static ssize_t ab3550_bank_write(struct file *file,
  795. const char __user *user_buf,
  796. size_t count, loff_t *ppos)
  797. {
  798. struct ab3550 *ab = ((struct seq_file *)(file->private_data))->private;
  799. char buf[32];
  800. int buf_size;
  801. unsigned long user_bank;
  802. int err;
  803. /* Get userspace string and assure termination */
  804. buf_size = min(count, (sizeof(buf) - 1));
  805. if (copy_from_user(buf, user_buf, buf_size))
  806. return -EFAULT;
  807. buf[buf_size] = 0;
  808. err = strict_strtoul(buf, 0, &user_bank);
  809. if (err)
  810. return -EINVAL;
  811. if (user_bank >= AB3550_NUM_BANKS) {
  812. dev_err(&ab->i2c_client[0]->dev,
  813. "debugfs error input > number of banks\n");
  814. return -EINVAL;
  815. }
  816. ab->debug_bank = user_bank;
  817. return buf_size;
  818. }
  819. static int ab3550_address_print(struct seq_file *s, void *p)
  820. {
  821. struct ab3550 *ab = s->private;
  822. seq_printf(s, "0x%02X\n", ab->debug_address);
  823. return 0;
  824. }
  825. static int ab3550_address_open(struct inode *inode, struct file *file)
  826. {
  827. return single_open(file, ab3550_address_print, inode->i_private);
  828. }
  829. static ssize_t ab3550_address_write(struct file *file,
  830. const char __user *user_buf,
  831. size_t count, loff_t *ppos)
  832. {
  833. struct ab3550 *ab = ((struct seq_file *)(file->private_data))->private;
  834. char buf[32];
  835. int buf_size;
  836. unsigned long user_address;
  837. int err;
  838. /* Get userspace string and assure termination */
  839. buf_size = min(count, (sizeof(buf) - 1));
  840. if (copy_from_user(buf, user_buf, buf_size))
  841. return -EFAULT;
  842. buf[buf_size] = 0;
  843. err = strict_strtoul(buf, 0, &user_address);
  844. if (err)
  845. return -EINVAL;
  846. if (user_address > 0xff) {
  847. dev_err(&ab->i2c_client[0]->dev,
  848. "debugfs error input > 0xff\n");
  849. return -EINVAL;
  850. }
  851. ab->debug_address = user_address;
  852. return buf_size;
  853. }
  854. static int ab3550_val_print(struct seq_file *s, void *p)
  855. {
  856. struct ab3550 *ab = s->private;
  857. int err;
  858. u8 regvalue;
  859. err = get_register_interruptible(ab, (u8)ab->debug_bank,
  860. (u8)ab->debug_address, &regvalue);
  861. if (err)
  862. return -EINVAL;
  863. seq_printf(s, "0x%02X\n", regvalue);
  864. return 0;
  865. }
  866. static int ab3550_val_open(struct inode *inode, struct file *file)
  867. {
  868. return single_open(file, ab3550_val_print, inode->i_private);
  869. }
  870. static ssize_t ab3550_val_write(struct file *file,
  871. const char __user *user_buf,
  872. size_t count, loff_t *ppos)
  873. {
  874. struct ab3550 *ab = ((struct seq_file *)(file->private_data))->private;
  875. char buf[32];
  876. int buf_size;
  877. unsigned long user_val;
  878. int err;
  879. u8 regvalue;
  880. /* Get userspace string and assure termination */
  881. buf_size = min(count, (sizeof(buf)-1));
  882. if (copy_from_user(buf, user_buf, buf_size))
  883. return -EFAULT;
  884. buf[buf_size] = 0;
  885. err = strict_strtoul(buf, 0, &user_val);
  886. if (err)
  887. return -EINVAL;
  888. if (user_val > 0xff) {
  889. dev_err(&ab->i2c_client[0]->dev,
  890. "debugfs error input > 0xff\n");
  891. return -EINVAL;
  892. }
  893. err = mask_and_set_register_interruptible(
  894. ab, (u8)ab->debug_bank,
  895. (u8)ab->debug_address, 0xFF, (u8)user_val);
  896. if (err)
  897. return -EINVAL;
  898. get_register_interruptible(ab, (u8)ab->debug_bank,
  899. (u8)ab->debug_address, &regvalue);
  900. if (err)
  901. return -EINVAL;
  902. return buf_size;
  903. }
  904. static const struct file_operations ab3550_bank_fops = {
  905. .open = ab3550_bank_open,
  906. .write = ab3550_bank_write,
  907. .read = seq_read,
  908. .llseek = seq_lseek,
  909. .release = single_release,
  910. .owner = THIS_MODULE,
  911. };
  912. static const struct file_operations ab3550_address_fops = {
  913. .open = ab3550_address_open,
  914. .write = ab3550_address_write,
  915. .read = seq_read,
  916. .llseek = seq_lseek,
  917. .release = single_release,
  918. .owner = THIS_MODULE,
  919. };
  920. static const struct file_operations ab3550_val_fops = {
  921. .open = ab3550_val_open,
  922. .write = ab3550_val_write,
  923. .read = seq_read,
  924. .llseek = seq_lseek,
  925. .release = single_release,
  926. .owner = THIS_MODULE,
  927. };
  928. static struct dentry *ab3550_dir;
  929. static struct dentry *ab3550_reg_file;
  930. static struct dentry *ab3550_bank_file;
  931. static struct dentry *ab3550_address_file;
  932. static struct dentry *ab3550_val_file;
  933. static inline void ab3550_setup_debugfs(struct ab3550 *ab)
  934. {
  935. ab->debug_bank = 0;
  936. ab->debug_address = 0x00;
  937. ab3550_dir = debugfs_create_dir(AB3550_NAME_STRING, NULL);
  938. if (!ab3550_dir)
  939. goto exit_no_debugfs;
  940. ab3550_reg_file = debugfs_create_file("all-registers",
  941. S_IRUGO, ab3550_dir, ab, &ab3550_registers_fops);
  942. if (!ab3550_reg_file)
  943. goto exit_destroy_dir;
  944. ab3550_bank_file = debugfs_create_file("register-bank",
  945. (S_IRUGO | S_IWUGO), ab3550_dir, ab, &ab3550_bank_fops);
  946. if (!ab3550_bank_file)
  947. goto exit_destroy_reg;
  948. ab3550_address_file = debugfs_create_file("register-address",
  949. (S_IRUGO | S_IWUGO), ab3550_dir, ab, &ab3550_address_fops);
  950. if (!ab3550_address_file)
  951. goto exit_destroy_bank;
  952. ab3550_val_file = debugfs_create_file("register-value",
  953. (S_IRUGO | S_IWUGO), ab3550_dir, ab, &ab3550_val_fops);
  954. if (!ab3550_val_file)
  955. goto exit_destroy_address;
  956. return;
  957. exit_destroy_address:
  958. debugfs_remove(ab3550_address_file);
  959. exit_destroy_bank:
  960. debugfs_remove(ab3550_bank_file);
  961. exit_destroy_reg:
  962. debugfs_remove(ab3550_reg_file);
  963. exit_destroy_dir:
  964. debugfs_remove(ab3550_dir);
  965. exit_no_debugfs:
  966. dev_err(&ab->i2c_client[0]->dev, "failed to create debugfs entries.\n");
  967. return;
  968. }
  969. static inline void ab3550_remove_debugfs(void)
  970. {
  971. debugfs_remove(ab3550_val_file);
  972. debugfs_remove(ab3550_address_file);
  973. debugfs_remove(ab3550_bank_file);
  974. debugfs_remove(ab3550_reg_file);
  975. debugfs_remove(ab3550_dir);
  976. }
  977. #else /* !CONFIG_DEBUG_FS */
  978. static inline void ab3550_setup_debugfs(struct ab3550 *ab)
  979. {
  980. }
  981. static inline void ab3550_remove_debugfs(void)
  982. {
  983. }
  984. #endif
  985. /*
  986. * Basic set-up, datastructure creation/destruction and I2C interface.
  987. * This sets up a default config in the AB3550 chip so that it
  988. * will work as expected.
  989. */
  990. static int __init ab3550_setup(struct ab3550 *ab)
  991. {
  992. int err = 0;
  993. int i;
  994. struct ab3550_platform_data *plf_data;
  995. struct abx500_init_settings *settings;
  996. plf_data = ab->i2c_client[0]->dev.platform_data;
  997. settings = plf_data->init_settings;
  998. for (i = 0; i < plf_data->init_settings_sz; i++) {
  999. err = mask_and_set_register_interruptible(ab,
  1000. settings[i].bank,
  1001. settings[i].reg,
  1002. 0xFF, settings[i].setting);
  1003. if (err)
  1004. goto exit_no_setup;
  1005. /* If event mask register update the event mask in ab3550 */
  1006. if ((settings[i].bank == 0) &&
  1007. (AB3550_IMR1 <= settings[i].reg) &&
  1008. (settings[i].reg <= AB3550_IMR5)) {
  1009. ab->event_mask[settings[i].reg - AB3550_IMR1] =
  1010. settings[i].setting;
  1011. }
  1012. }
  1013. exit_no_setup:
  1014. return err;
  1015. }
  1016. static void ab3550_mask_work(struct work_struct *work)
  1017. {
  1018. struct ab3550 *ab = container_of(work, struct ab3550, mask_work);
  1019. int i;
  1020. unsigned long flags;
  1021. u8 mask[AB3550_NUM_EVENT_REG];
  1022. spin_lock_irqsave(&ab->event_lock, flags);
  1023. for (i = 0; i < AB3550_NUM_EVENT_REG; i++)
  1024. mask[i] = ab->event_mask[i];
  1025. spin_unlock_irqrestore(&ab->event_lock, flags);
  1026. for (i = 0; i < AB3550_NUM_EVENT_REG; i++) {
  1027. int err;
  1028. err = mask_and_set_register_interruptible(ab, 0,
  1029. (AB3550_IMR1 + i), ~0, mask[i]);
  1030. if (err)
  1031. dev_err(&ab->i2c_client[0]->dev,
  1032. "ab3550_mask_work failed 0x%x,0x%x\n",
  1033. (AB3550_IMR1 + i), mask[i]);
  1034. }
  1035. }
  1036. static void ab3550_mask(unsigned int irq)
  1037. {
  1038. unsigned long flags;
  1039. struct ab3550 *ab;
  1040. struct ab3550_platform_data *plf_data;
  1041. ab = get_irq_chip_data(irq);
  1042. plf_data = ab->i2c_client[0]->dev.platform_data;
  1043. irq -= plf_data->irq.base;
  1044. spin_lock_irqsave(&ab->event_lock, flags);
  1045. ab->event_mask[irq / 8] |= BIT(irq % 8);
  1046. spin_unlock_irqrestore(&ab->event_lock, flags);
  1047. schedule_work(&ab->mask_work);
  1048. }
  1049. static void ab3550_unmask(unsigned int irq)
  1050. {
  1051. unsigned long flags;
  1052. struct ab3550 *ab;
  1053. struct ab3550_platform_data *plf_data;
  1054. ab = get_irq_chip_data(irq);
  1055. plf_data = ab->i2c_client[0]->dev.platform_data;
  1056. irq -= plf_data->irq.base;
  1057. spin_lock_irqsave(&ab->event_lock, flags);
  1058. ab->event_mask[irq / 8] &= ~BIT(irq % 8);
  1059. spin_unlock_irqrestore(&ab->event_lock, flags);
  1060. schedule_work(&ab->mask_work);
  1061. }
  1062. static void noop(unsigned int irq)
  1063. {
  1064. }
  1065. static struct irq_chip ab3550_irq_chip = {
  1066. .name = "ab3550-core", /* Keep the same name as the request */
  1067. .startup = NULL, /* defaults to enable */
  1068. .shutdown = NULL, /* defaults to disable */
  1069. .enable = NULL, /* defaults to unmask */
  1070. .disable = ab3550_mask, /* No default to mask in chip.c */
  1071. .ack = noop,
  1072. .mask = ab3550_mask,
  1073. .unmask = ab3550_unmask,
  1074. .end = NULL,
  1075. };
  1076. struct ab_family_id {
  1077. u8 id;
  1078. char *name;
  1079. };
  1080. static const struct ab_family_id ids[] __initdata = {
  1081. /* AB3550 */
  1082. {
  1083. .id = AB3550_P1A,
  1084. .name = "P1A"
  1085. },
  1086. /* Terminator */
  1087. {
  1088. .id = 0x00,
  1089. }
  1090. };
  1091. static int __init ab3550_probe(struct i2c_client *client,
  1092. const struct i2c_device_id *id)
  1093. {
  1094. struct ab3550 *ab;
  1095. struct ab3550_platform_data *ab3550_plf_data =
  1096. client->dev.platform_data;
  1097. int err;
  1098. int i;
  1099. int num_i2c_clients = 0;
  1100. ab = kzalloc(sizeof(struct ab3550), GFP_KERNEL);
  1101. if (!ab) {
  1102. dev_err(&client->dev,
  1103. "could not allocate " AB3550_NAME_STRING " device\n");
  1104. return -ENOMEM;
  1105. }
  1106. /* Initialize data structure */
  1107. mutex_init(&ab->access_mutex);
  1108. spin_lock_init(&ab->event_lock);
  1109. ab->i2c_client[0] = client;
  1110. i2c_set_clientdata(client, ab);
  1111. /* Read chip ID register */
  1112. err = get_register_interruptible(ab, 0, AB3550_CID_REG, &ab->chip_id);
  1113. if (err) {
  1114. dev_err(&client->dev, "could not communicate with the analog "
  1115. "baseband chip\n");
  1116. goto exit_no_detect;
  1117. }
  1118. for (i = 0; ids[i].id != 0x0; i++) {
  1119. if (ids[i].id == ab->chip_id) {
  1120. snprintf(&ab->chip_name[0], sizeof(ab->chip_name) - 1,
  1121. AB3550_ID_FORMAT_STRING, ids[i].name);
  1122. break;
  1123. }
  1124. }
  1125. if (ids[i].id == 0x0) {
  1126. dev_err(&client->dev, "unknown analog baseband chip id: 0x%x\n",
  1127. ab->chip_id);
  1128. dev_err(&client->dev, "driver not started!\n");
  1129. goto exit_no_detect;
  1130. }
  1131. dev_info(&client->dev, "detected AB chip: %s\n", &ab->chip_name[0]);
  1132. /* Attach other dummy I2C clients. */
  1133. while (++num_i2c_clients < AB3550_NUM_BANKS) {
  1134. ab->i2c_client[num_i2c_clients] =
  1135. i2c_new_dummy(client->adapter,
  1136. (client->addr + num_i2c_clients));
  1137. if (!ab->i2c_client[num_i2c_clients]) {
  1138. err = -ENOMEM;
  1139. goto exit_no_dummy_client;
  1140. }
  1141. strlcpy(ab->i2c_client[num_i2c_clients]->name, id->name,
  1142. sizeof(ab->i2c_client[num_i2c_clients]->name));
  1143. }
  1144. err = ab3550_setup(ab);
  1145. if (err)
  1146. goto exit_no_setup;
  1147. INIT_WORK(&ab->mask_work, ab3550_mask_work);
  1148. for (i = 0; i < ab3550_plf_data->irq.count; i++) {
  1149. unsigned int irq;
  1150. irq = ab3550_plf_data->irq.base + i;
  1151. set_irq_chip_data(irq, ab);
  1152. set_irq_chip_and_handler(irq, &ab3550_irq_chip,
  1153. handle_simple_irq);
  1154. set_irq_nested_thread(irq, 1);
  1155. #ifdef CONFIG_ARM
  1156. set_irq_flags(irq, IRQF_VALID);
  1157. #else
  1158. set_irq_noprobe(irq);
  1159. #endif
  1160. }
  1161. err = request_threaded_irq(client->irq, NULL, ab3550_irq_handler,
  1162. IRQF_ONESHOT, "ab3550-core", ab);
  1163. /* This real unpredictable IRQ is of course sampled for entropy */
  1164. rand_initialize_irq(client->irq);
  1165. if (err)
  1166. goto exit_no_irq;
  1167. err = abx500_register_ops(&client->dev, &ab3550_ops);
  1168. if (err)
  1169. goto exit_no_ops;
  1170. /* Set up and register the platform devices. */
  1171. for (i = 0; i < AB3550_NUM_DEVICES; i++) {
  1172. ab3550_devs[i].platform_data = ab3550_plf_data->dev_data[i];
  1173. ab3550_devs[i].data_size = ab3550_plf_data->dev_data_sz[i];
  1174. }
  1175. err = mfd_add_devices(&client->dev, 0, ab3550_devs,
  1176. ARRAY_SIZE(ab3550_devs), NULL,
  1177. ab3550_plf_data->irq.base);
  1178. ab3550_setup_debugfs(ab);
  1179. return 0;
  1180. exit_no_ops:
  1181. exit_no_irq:
  1182. exit_no_setup:
  1183. exit_no_dummy_client:
  1184. /* Unregister the dummy i2c clients. */
  1185. while (--num_i2c_clients)
  1186. i2c_unregister_device(ab->i2c_client[num_i2c_clients]);
  1187. exit_no_detect:
  1188. kfree(ab);
  1189. return err;
  1190. }
  1191. static int __exit ab3550_remove(struct i2c_client *client)
  1192. {
  1193. struct ab3550 *ab = i2c_get_clientdata(client);
  1194. int num_i2c_clients = AB3550_NUM_BANKS;
  1195. mfd_remove_devices(&client->dev);
  1196. ab3550_remove_debugfs();
  1197. while (--num_i2c_clients)
  1198. i2c_unregister_device(ab->i2c_client[num_i2c_clients]);
  1199. /*
  1200. * At this point, all subscribers should have unregistered
  1201. * their notifiers so deactivate IRQ
  1202. */
  1203. free_irq(client->irq, ab);
  1204. kfree(ab);
  1205. return 0;
  1206. }
  1207. static const struct i2c_device_id ab3550_id[] = {
  1208. {AB3550_NAME_STRING, 0},
  1209. {}
  1210. };
  1211. MODULE_DEVICE_TABLE(i2c, ab3550_id);
  1212. static struct i2c_driver ab3550_driver = {
  1213. .driver = {
  1214. .name = AB3550_NAME_STRING,
  1215. .owner = THIS_MODULE,
  1216. },
  1217. .id_table = ab3550_id,
  1218. .probe = ab3550_probe,
  1219. .remove = __exit_p(ab3550_remove),
  1220. };
  1221. static int __init ab3550_i2c_init(void)
  1222. {
  1223. return i2c_add_driver(&ab3550_driver);
  1224. }
  1225. static void __exit ab3550_i2c_exit(void)
  1226. {
  1227. i2c_del_driver(&ab3550_driver);
  1228. }
  1229. subsys_initcall(ab3550_i2c_init);
  1230. module_exit(ab3550_i2c_exit);
  1231. MODULE_AUTHOR("Mattias Wallin <mattias.wallin@stericsson.com>");
  1232. MODULE_DESCRIPTION("AB3550 core driver");
  1233. MODULE_LICENSE("GPL");