nes.c 33 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218
  1. /*
  2. * Copyright (c) 2006 - 2009 Intel Corporation. All rights reserved.
  3. * Copyright (c) 2005 Open Grid Computing, Inc. All rights reserved.
  4. *
  5. * This software is available to you under a choice of one of two
  6. * licenses. You may choose to be licensed under the terms of the GNU
  7. * General Public License (GPL) Version 2, available from the file
  8. * COPYING in the main directory of this source tree, or the
  9. * OpenIB.org BSD license below:
  10. *
  11. * Redistribution and use in source and binary forms, with or
  12. * without modification, are permitted provided that the following
  13. * conditions are met:
  14. *
  15. * - Redistributions of source code must retain the above
  16. * copyright notice, this list of conditions and the following
  17. * disclaimer.
  18. *
  19. * - Redistributions in binary form must reproduce the above
  20. * copyright notice, this list of conditions and the following
  21. * disclaimer in the documentation and/or other materials
  22. * provided with the distribution.
  23. *
  24. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  25. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  26. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  27. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  28. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  29. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  30. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  31. * SOFTWARE.
  32. */
  33. #include <linux/module.h>
  34. #include <linux/moduleparam.h>
  35. #include <linux/netdevice.h>
  36. #include <linux/etherdevice.h>
  37. #include <linux/ethtool.h>
  38. #include <linux/mii.h>
  39. #include <linux/if_vlan.h>
  40. #include <linux/crc32.h>
  41. #include <linux/in.h>
  42. #include <linux/fs.h>
  43. #include <linux/init.h>
  44. #include <linux/if_arp.h>
  45. #include <linux/highmem.h>
  46. #include <linux/slab.h>
  47. #include <asm/io.h>
  48. #include <asm/irq.h>
  49. #include <asm/byteorder.h>
  50. #include <rdma/ib_smi.h>
  51. #include <rdma/ib_verbs.h>
  52. #include <rdma/ib_pack.h>
  53. #include <rdma/iw_cm.h>
  54. #include "nes.h"
  55. #include <net/netevent.h>
  56. #include <net/neighbour.h>
  57. #include <linux/route.h>
  58. #include <net/ip_fib.h>
  59. MODULE_AUTHOR("NetEffect");
  60. MODULE_DESCRIPTION("NetEffect RNIC Low-level iWARP Driver");
  61. MODULE_LICENSE("Dual BSD/GPL");
  62. MODULE_VERSION(DRV_VERSION);
  63. int max_mtu = 9000;
  64. int interrupt_mod_interval = 0;
  65. /* Interoperability */
  66. int mpa_version = 1;
  67. module_param(mpa_version, int, 0644);
  68. MODULE_PARM_DESC(mpa_version, "MPA version to be used int MPA Req/Resp (0 or 1)");
  69. /* Interoperability */
  70. int disable_mpa_crc = 0;
  71. module_param(disable_mpa_crc, int, 0644);
  72. MODULE_PARM_DESC(disable_mpa_crc, "Disable checking of MPA CRC");
  73. unsigned int send_first = 0;
  74. module_param(send_first, int, 0644);
  75. MODULE_PARM_DESC(send_first, "Send RDMA Message First on Active Connection");
  76. unsigned int nes_drv_opt = 0;
  77. module_param(nes_drv_opt, int, 0644);
  78. MODULE_PARM_DESC(nes_drv_opt, "Driver option parameters");
  79. unsigned int nes_debug_level = 0;
  80. module_param_named(debug_level, nes_debug_level, uint, 0644);
  81. MODULE_PARM_DESC(debug_level, "Enable debug output level");
  82. unsigned int wqm_quanta = 0x10000;
  83. module_param(wqm_quanta, int, 0644);
  84. MODULE_PARM_DESC(wqm_quanta, "WQM quanta");
  85. static unsigned int limit_maxrdreqsz;
  86. module_param(limit_maxrdreqsz, bool, 0644);
  87. MODULE_PARM_DESC(limit_maxrdreqsz, "Limit max read request size to 256 Bytes");
  88. LIST_HEAD(nes_adapter_list);
  89. static LIST_HEAD(nes_dev_list);
  90. atomic_t qps_destroyed;
  91. static unsigned int ee_flsh_adapter;
  92. static unsigned int sysfs_nonidx_addr;
  93. static unsigned int sysfs_idx_addr;
  94. static struct pci_device_id nes_pci_table[] = {
  95. { PCI_VDEVICE(NETEFFECT, PCI_DEVICE_ID_NETEFFECT_NE020), },
  96. { PCI_VDEVICE(NETEFFECT, PCI_DEVICE_ID_NETEFFECT_NE020_KR), },
  97. {0}
  98. };
  99. MODULE_DEVICE_TABLE(pci, nes_pci_table);
  100. static int nes_inetaddr_event(struct notifier_block *, unsigned long, void *);
  101. static int nes_net_event(struct notifier_block *, unsigned long, void *);
  102. static int nes_notifiers_registered;
  103. static struct notifier_block nes_inetaddr_notifier = {
  104. .notifier_call = nes_inetaddr_event
  105. };
  106. static struct notifier_block nes_net_notifier = {
  107. .notifier_call = nes_net_event
  108. };
  109. /**
  110. * nes_inetaddr_event
  111. */
  112. static int nes_inetaddr_event(struct notifier_block *notifier,
  113. unsigned long event, void *ptr)
  114. {
  115. struct in_ifaddr *ifa = ptr;
  116. struct net_device *event_netdev = ifa->ifa_dev->dev;
  117. struct nes_device *nesdev;
  118. struct net_device *netdev;
  119. struct nes_vnic *nesvnic;
  120. nes_debug(NES_DBG_NETDEV, "nes_inetaddr_event: ip address %pI4, netmask %pI4.\n",
  121. &ifa->ifa_address, &ifa->ifa_mask);
  122. list_for_each_entry(nesdev, &nes_dev_list, list) {
  123. nes_debug(NES_DBG_NETDEV, "Nesdev list entry = 0x%p. (%s)\n",
  124. nesdev, nesdev->netdev[0]->name);
  125. netdev = nesdev->netdev[0];
  126. nesvnic = netdev_priv(netdev);
  127. if (netdev == event_netdev) {
  128. if (nesvnic->rdma_enabled == 0) {
  129. nes_debug(NES_DBG_NETDEV, "Returning without processing event for %s since"
  130. " RDMA is not enabled.\n",
  131. netdev->name);
  132. return NOTIFY_OK;
  133. }
  134. /* we have ifa->ifa_address/mask here if we need it */
  135. switch (event) {
  136. case NETDEV_DOWN:
  137. nes_debug(NES_DBG_NETDEV, "event:DOWN\n");
  138. nes_write_indexed(nesdev,
  139. NES_IDX_DST_IP_ADDR+(0x10*PCI_FUNC(nesdev->pcidev->devfn)), 0);
  140. nes_manage_arp_cache(netdev, netdev->dev_addr,
  141. ntohl(nesvnic->local_ipaddr), NES_ARP_DELETE);
  142. nesvnic->local_ipaddr = 0;
  143. return NOTIFY_OK;
  144. break;
  145. case NETDEV_UP:
  146. nes_debug(NES_DBG_NETDEV, "event:UP\n");
  147. if (nesvnic->local_ipaddr != 0) {
  148. nes_debug(NES_DBG_NETDEV, "Interface already has local_ipaddr\n");
  149. return NOTIFY_OK;
  150. }
  151. /* Add the address to the IP table */
  152. nesvnic->local_ipaddr = ifa->ifa_address;
  153. nes_write_indexed(nesdev,
  154. NES_IDX_DST_IP_ADDR+(0x10*PCI_FUNC(nesdev->pcidev->devfn)),
  155. ntohl(ifa->ifa_address));
  156. nes_manage_arp_cache(netdev, netdev->dev_addr,
  157. ntohl(nesvnic->local_ipaddr), NES_ARP_ADD);
  158. return NOTIFY_OK;
  159. break;
  160. default:
  161. break;
  162. }
  163. }
  164. }
  165. return NOTIFY_DONE;
  166. }
  167. /**
  168. * nes_net_event
  169. */
  170. static int nes_net_event(struct notifier_block *notifier,
  171. unsigned long event, void *ptr)
  172. {
  173. struct neighbour *neigh = ptr;
  174. struct nes_device *nesdev;
  175. struct net_device *netdev;
  176. struct nes_vnic *nesvnic;
  177. switch (event) {
  178. case NETEVENT_NEIGH_UPDATE:
  179. list_for_each_entry(nesdev, &nes_dev_list, list) {
  180. /* nes_debug(NES_DBG_NETDEV, "Nesdev list entry = 0x%p.\n", nesdev); */
  181. netdev = nesdev->netdev[0];
  182. nesvnic = netdev_priv(netdev);
  183. if (netdev == neigh->dev) {
  184. if (nesvnic->rdma_enabled == 0) {
  185. nes_debug(NES_DBG_NETDEV, "Skipping device %s since no RDMA\n",
  186. netdev->name);
  187. } else {
  188. if (neigh->nud_state & NUD_VALID) {
  189. nes_manage_arp_cache(neigh->dev, neigh->ha,
  190. ntohl(*(__be32 *)neigh->primary_key), NES_ARP_ADD);
  191. } else {
  192. nes_manage_arp_cache(neigh->dev, neigh->ha,
  193. ntohl(*(__be32 *)neigh->primary_key), NES_ARP_DELETE);
  194. }
  195. }
  196. return NOTIFY_OK;
  197. }
  198. }
  199. break;
  200. default:
  201. nes_debug(NES_DBG_NETDEV, "NETEVENT_ %lu undefined\n", event);
  202. break;
  203. }
  204. return NOTIFY_DONE;
  205. }
  206. /**
  207. * nes_add_ref
  208. */
  209. void nes_add_ref(struct ib_qp *ibqp)
  210. {
  211. struct nes_qp *nesqp;
  212. nesqp = to_nesqp(ibqp);
  213. nes_debug(NES_DBG_QP, "Bumping refcount for QP%u. Pre-inc value = %u\n",
  214. ibqp->qp_num, atomic_read(&nesqp->refcount));
  215. atomic_inc(&nesqp->refcount);
  216. }
  217. static void nes_cqp_rem_ref_callback(struct nes_device *nesdev, struct nes_cqp_request *cqp_request)
  218. {
  219. unsigned long flags;
  220. struct nes_qp *nesqp = cqp_request->cqp_callback_pointer;
  221. struct nes_adapter *nesadapter = nesdev->nesadapter;
  222. atomic_inc(&qps_destroyed);
  223. /* Free the control structures */
  224. if (nesqp->pbl_vbase) {
  225. pci_free_consistent(nesdev->pcidev, nesqp->qp_mem_size,
  226. nesqp->hwqp.q2_vbase, nesqp->hwqp.q2_pbase);
  227. spin_lock_irqsave(&nesadapter->pbl_lock, flags);
  228. nesadapter->free_256pbl++;
  229. spin_unlock_irqrestore(&nesadapter->pbl_lock, flags);
  230. pci_free_consistent(nesdev->pcidev, 256, nesqp->pbl_vbase, nesqp->pbl_pbase);
  231. nesqp->pbl_vbase = NULL;
  232. } else {
  233. pci_free_consistent(nesdev->pcidev, nesqp->qp_mem_size,
  234. nesqp->hwqp.sq_vbase, nesqp->hwqp.sq_pbase);
  235. }
  236. nes_free_resource(nesadapter, nesadapter->allocated_qps, nesqp->hwqp.qp_id);
  237. nesadapter->qp_table[nesqp->hwqp.qp_id-NES_FIRST_QPN] = NULL;
  238. kfree(nesqp->allocated_buffer);
  239. }
  240. /**
  241. * nes_rem_ref
  242. */
  243. void nes_rem_ref(struct ib_qp *ibqp)
  244. {
  245. u64 u64temp;
  246. struct nes_qp *nesqp;
  247. struct nes_vnic *nesvnic = to_nesvnic(ibqp->device);
  248. struct nes_device *nesdev = nesvnic->nesdev;
  249. struct nes_hw_cqp_wqe *cqp_wqe;
  250. struct nes_cqp_request *cqp_request;
  251. u32 opcode;
  252. nesqp = to_nesqp(ibqp);
  253. if (atomic_read(&nesqp->refcount) == 0) {
  254. printk(KERN_INFO PFX "%s: Reference count already 0 for QP%d, last aeq = 0x%04X.\n",
  255. __func__, ibqp->qp_num, nesqp->last_aeq);
  256. BUG();
  257. }
  258. if (atomic_dec_and_test(&nesqp->refcount)) {
  259. /* Destroy the QP */
  260. cqp_request = nes_get_cqp_request(nesdev);
  261. if (cqp_request == NULL) {
  262. nes_debug(NES_DBG_QP, "Failed to get a cqp_request.\n");
  263. return;
  264. }
  265. cqp_request->waiting = 0;
  266. cqp_request->callback = 1;
  267. cqp_request->cqp_callback = nes_cqp_rem_ref_callback;
  268. cqp_request->cqp_callback_pointer = nesqp;
  269. cqp_wqe = &cqp_request->cqp_wqe;
  270. nes_fill_init_cqp_wqe(cqp_wqe, nesdev);
  271. opcode = NES_CQP_DESTROY_QP | NES_CQP_QP_TYPE_IWARP;
  272. if (nesqp->hte_added) {
  273. opcode |= NES_CQP_QP_DEL_HTE;
  274. nesqp->hte_added = 0;
  275. }
  276. set_wqe_32bit_value(cqp_wqe->wqe_words, NES_CQP_WQE_OPCODE_IDX, opcode);
  277. set_wqe_32bit_value(cqp_wqe->wqe_words, NES_CQP_WQE_ID_IDX, nesqp->hwqp.qp_id);
  278. u64temp = (u64)nesqp->nesqp_context_pbase;
  279. set_wqe_64bit_value(cqp_wqe->wqe_words, NES_CQP_QP_WQE_CONTEXT_LOW_IDX, u64temp);
  280. nes_post_cqp_request(nesdev, cqp_request);
  281. }
  282. }
  283. /**
  284. * nes_get_qp
  285. */
  286. struct ib_qp *nes_get_qp(struct ib_device *device, int qpn)
  287. {
  288. struct nes_vnic *nesvnic = to_nesvnic(device);
  289. struct nes_device *nesdev = nesvnic->nesdev;
  290. struct nes_adapter *nesadapter = nesdev->nesadapter;
  291. if ((qpn < NES_FIRST_QPN) || (qpn >= (NES_FIRST_QPN + nesadapter->max_qp)))
  292. return NULL;
  293. return &nesadapter->qp_table[qpn - NES_FIRST_QPN]->ibqp;
  294. }
  295. /**
  296. * nes_print_macaddr
  297. */
  298. static void nes_print_macaddr(struct net_device *netdev)
  299. {
  300. nes_debug(NES_DBG_INIT, "%s: %pM, IRQ %u\n",
  301. netdev->name, netdev->dev_addr, netdev->irq);
  302. }
  303. /**
  304. * nes_interrupt - handle interrupts
  305. */
  306. static irqreturn_t nes_interrupt(int irq, void *dev_id)
  307. {
  308. struct nes_device *nesdev = (struct nes_device *)dev_id;
  309. int handled = 0;
  310. u32 int_mask;
  311. u32 int_req;
  312. u32 int_stat;
  313. u32 intf_int_stat;
  314. u32 timer_stat;
  315. if (nesdev->msi_enabled) {
  316. /* No need to read the interrupt pending register if msi is enabled */
  317. handled = 1;
  318. } else {
  319. if (unlikely(nesdev->nesadapter->hw_rev == NE020_REV)) {
  320. /* Master interrupt enable provides synchronization for kicking off bottom half
  321. when interrupt sharing is going on */
  322. int_mask = nes_read32(nesdev->regs + NES_INT_MASK);
  323. if (int_mask & 0x80000000) {
  324. /* Check interrupt status to see if this might be ours */
  325. int_stat = nes_read32(nesdev->regs + NES_INT_STAT);
  326. int_req = nesdev->int_req;
  327. if (int_stat&int_req) {
  328. /* if interesting CEQ or AEQ is pending, claim the interrupt */
  329. if ((int_stat&int_req) & (~(NES_INT_TIMER|NES_INT_INTF))) {
  330. handled = 1;
  331. } else {
  332. if (((int_stat & int_req) & NES_INT_TIMER) == NES_INT_TIMER) {
  333. /* Timer might be running but might be for another function */
  334. timer_stat = nes_read32(nesdev->regs + NES_TIMER_STAT);
  335. if ((timer_stat & nesdev->timer_int_req) != 0) {
  336. handled = 1;
  337. }
  338. }
  339. if ((((int_stat & int_req) & NES_INT_INTF) == NES_INT_INTF) &&
  340. (handled == 0)) {
  341. intf_int_stat = nes_read32(nesdev->regs+NES_INTF_INT_STAT);
  342. if ((intf_int_stat & nesdev->intf_int_req) != 0) {
  343. handled = 1;
  344. }
  345. }
  346. }
  347. if (handled) {
  348. nes_write32(nesdev->regs+NES_INT_MASK, int_mask & (~0x80000000));
  349. int_mask = nes_read32(nesdev->regs+NES_INT_MASK);
  350. /* Save off the status to save an additional read */
  351. nesdev->int_stat = int_stat;
  352. nesdev->napi_isr_ran = 1;
  353. }
  354. }
  355. }
  356. } else {
  357. handled = nes_read32(nesdev->regs+NES_INT_PENDING);
  358. }
  359. }
  360. if (handled) {
  361. if (nes_napi_isr(nesdev) == 0) {
  362. tasklet_schedule(&nesdev->dpc_tasklet);
  363. }
  364. return IRQ_HANDLED;
  365. } else {
  366. return IRQ_NONE;
  367. }
  368. }
  369. /**
  370. * nes_probe - Device initialization
  371. */
  372. static int __devinit nes_probe(struct pci_dev *pcidev, const struct pci_device_id *ent)
  373. {
  374. struct net_device *netdev = NULL;
  375. struct nes_device *nesdev = NULL;
  376. int ret = 0;
  377. void __iomem *mmio_regs = NULL;
  378. u8 hw_rev;
  379. assert(pcidev != NULL);
  380. assert(ent != NULL);
  381. printk(KERN_INFO PFX "NetEffect RNIC driver v%s loading. (%s)\n",
  382. DRV_VERSION, pci_name(pcidev));
  383. ret = pci_enable_device(pcidev);
  384. if (ret) {
  385. printk(KERN_ERR PFX "Unable to enable PCI device. (%s)\n", pci_name(pcidev));
  386. goto bail0;
  387. }
  388. nes_debug(NES_DBG_INIT, "BAR0 (@0x%08lX) size = 0x%lX bytes\n",
  389. (long unsigned int)pci_resource_start(pcidev, BAR_0),
  390. (long unsigned int)pci_resource_len(pcidev, BAR_0));
  391. nes_debug(NES_DBG_INIT, "BAR1 (@0x%08lX) size = 0x%lX bytes\n",
  392. (long unsigned int)pci_resource_start(pcidev, BAR_1),
  393. (long unsigned int)pci_resource_len(pcidev, BAR_1));
  394. /* Make sure PCI base addr are MMIO */
  395. if (!(pci_resource_flags(pcidev, BAR_0) & IORESOURCE_MEM) ||
  396. !(pci_resource_flags(pcidev, BAR_1) & IORESOURCE_MEM)) {
  397. printk(KERN_ERR PFX "PCI regions not an MMIO resource\n");
  398. ret = -ENODEV;
  399. goto bail1;
  400. }
  401. /* Reserve PCI I/O and memory resources */
  402. ret = pci_request_regions(pcidev, DRV_NAME);
  403. if (ret) {
  404. printk(KERN_ERR PFX "Unable to request regions. (%s)\n", pci_name(pcidev));
  405. goto bail1;
  406. }
  407. if ((sizeof(dma_addr_t) > 4)) {
  408. ret = pci_set_dma_mask(pcidev, DMA_BIT_MASK(64));
  409. if (ret < 0) {
  410. printk(KERN_ERR PFX "64b DMA mask configuration failed\n");
  411. goto bail2;
  412. }
  413. ret = pci_set_consistent_dma_mask(pcidev, DMA_BIT_MASK(64));
  414. if (ret) {
  415. printk(KERN_ERR PFX "64b DMA consistent mask configuration failed\n");
  416. goto bail2;
  417. }
  418. } else {
  419. ret = pci_set_dma_mask(pcidev, DMA_BIT_MASK(32));
  420. if (ret < 0) {
  421. printk(KERN_ERR PFX "32b DMA mask configuration failed\n");
  422. goto bail2;
  423. }
  424. ret = pci_set_consistent_dma_mask(pcidev, DMA_BIT_MASK(32));
  425. if (ret) {
  426. printk(KERN_ERR PFX "32b DMA consistent mask configuration failed\n");
  427. goto bail2;
  428. }
  429. }
  430. pci_set_master(pcidev);
  431. /* Allocate hardware structure */
  432. nesdev = kzalloc(sizeof(struct nes_device), GFP_KERNEL);
  433. if (!nesdev) {
  434. printk(KERN_ERR PFX "%s: Unable to alloc hardware struct\n", pci_name(pcidev));
  435. ret = -ENOMEM;
  436. goto bail2;
  437. }
  438. nes_debug(NES_DBG_INIT, "Allocated nes device at %p\n", nesdev);
  439. nesdev->pcidev = pcidev;
  440. pci_set_drvdata(pcidev, nesdev);
  441. pci_read_config_byte(pcidev, 0x0008, &hw_rev);
  442. nes_debug(NES_DBG_INIT, "hw_rev=%u\n", hw_rev);
  443. spin_lock_init(&nesdev->indexed_regs_lock);
  444. /* Remap the PCI registers in adapter BAR0 to kernel VA space */
  445. mmio_regs = ioremap_nocache(pci_resource_start(pcidev, BAR_0),
  446. pci_resource_len(pcidev, BAR_0));
  447. if (mmio_regs == NULL) {
  448. printk(KERN_ERR PFX "Unable to remap BAR0\n");
  449. ret = -EIO;
  450. goto bail3;
  451. }
  452. nesdev->regs = mmio_regs;
  453. nesdev->index_reg = 0x50 + (PCI_FUNC(pcidev->devfn)*8) + mmio_regs;
  454. /* Ensure interrupts are disabled */
  455. nes_write32(nesdev->regs+NES_INT_MASK, 0x7fffffff);
  456. if (nes_drv_opt & NES_DRV_OPT_ENABLE_MSI) {
  457. if (!pci_enable_msi(nesdev->pcidev)) {
  458. nesdev->msi_enabled = 1;
  459. nes_debug(NES_DBG_INIT, "MSI is enabled for device %s\n",
  460. pci_name(pcidev));
  461. } else {
  462. nes_debug(NES_DBG_INIT, "MSI is disabled by linux for device %s\n",
  463. pci_name(pcidev));
  464. }
  465. } else {
  466. nes_debug(NES_DBG_INIT, "MSI not requested due to driver options for device %s\n",
  467. pci_name(pcidev));
  468. }
  469. nesdev->csr_start = pci_resource_start(nesdev->pcidev, BAR_0);
  470. nesdev->doorbell_region = pci_resource_start(nesdev->pcidev, BAR_1);
  471. /* Init the adapter */
  472. nesdev->nesadapter = nes_init_adapter(nesdev, hw_rev);
  473. if (!nesdev->nesadapter) {
  474. printk(KERN_ERR PFX "Unable to initialize adapter.\n");
  475. ret = -ENOMEM;
  476. goto bail5;
  477. }
  478. nesdev->nesadapter->et_rx_coalesce_usecs_irq = interrupt_mod_interval;
  479. nesdev->nesadapter->wqm_quanta = wqm_quanta;
  480. /* nesdev->base_doorbell_index =
  481. nesdev->nesadapter->pd_config_base[PCI_FUNC(nesdev->pcidev->devfn)]; */
  482. nesdev->base_doorbell_index = 1;
  483. nesdev->doorbell_start = nesdev->nesadapter->doorbell_start;
  484. if (nesdev->nesadapter->phy_type[0] == NES_PHY_TYPE_PUMA_1G) {
  485. switch (PCI_FUNC(nesdev->pcidev->devfn) %
  486. nesdev->nesadapter->port_count) {
  487. case 1:
  488. nesdev->mac_index = 2;
  489. break;
  490. case 2:
  491. nesdev->mac_index = 1;
  492. break;
  493. case 3:
  494. nesdev->mac_index = 3;
  495. break;
  496. case 0:
  497. default:
  498. nesdev->mac_index = 0;
  499. }
  500. } else {
  501. nesdev->mac_index = PCI_FUNC(nesdev->pcidev->devfn) %
  502. nesdev->nesadapter->port_count;
  503. }
  504. if ((limit_maxrdreqsz ||
  505. ((nesdev->nesadapter->phy_type[0] == NES_PHY_TYPE_GLADIUS) &&
  506. (hw_rev == NE020_REV1))) &&
  507. (pcie_get_readrq(pcidev) > 256)) {
  508. if (pcie_set_readrq(pcidev, 256))
  509. printk(KERN_ERR PFX "Unable to set max read request"
  510. " to 256 bytes\n");
  511. else
  512. nes_debug(NES_DBG_INIT, "Max read request size set"
  513. " to 256 bytes\n");
  514. }
  515. tasklet_init(&nesdev->dpc_tasklet, nes_dpc, (unsigned long)nesdev);
  516. /* bring up the Control QP */
  517. if (nes_init_cqp(nesdev)) {
  518. ret = -ENODEV;
  519. goto bail6;
  520. }
  521. /* Arm the CCQ */
  522. nes_write32(nesdev->regs+NES_CQE_ALLOC, NES_CQE_ALLOC_NOTIFY_NEXT |
  523. PCI_FUNC(nesdev->pcidev->devfn));
  524. nes_read32(nesdev->regs+NES_CQE_ALLOC);
  525. /* Enable the interrupts */
  526. nesdev->int_req = (0x101 << PCI_FUNC(nesdev->pcidev->devfn)) |
  527. (1 << (PCI_FUNC(nesdev->pcidev->devfn)+16));
  528. if (PCI_FUNC(nesdev->pcidev->devfn) < 4) {
  529. nesdev->int_req |= (1 << (PCI_FUNC(nesdev->mac_index)+24));
  530. }
  531. /* TODO: This really should be the first driver to load, not function 0 */
  532. if (PCI_FUNC(nesdev->pcidev->devfn) == 0) {
  533. /* pick up PCI and critical errors if the first driver to load */
  534. nesdev->intf_int_req = NES_INTF_INT_PCIERR | NES_INTF_INT_CRITERR;
  535. nesdev->int_req |= NES_INT_INTF;
  536. } else {
  537. nesdev->intf_int_req = 0;
  538. }
  539. nesdev->intf_int_req |= (1 << (PCI_FUNC(nesdev->pcidev->devfn)+16));
  540. nes_write_indexed(nesdev, NES_IDX_DEBUG_ERROR_MASKS0, 0);
  541. nes_write_indexed(nesdev, NES_IDX_DEBUG_ERROR_MASKS1, 0);
  542. nes_write_indexed(nesdev, NES_IDX_DEBUG_ERROR_MASKS2, 0x00001265);
  543. nes_write_indexed(nesdev, NES_IDX_DEBUG_ERROR_MASKS4, 0x18021804);
  544. nes_write_indexed(nesdev, NES_IDX_DEBUG_ERROR_MASKS3, 0x17801790);
  545. /* deal with both periodic and one_shot */
  546. nesdev->timer_int_req = 0x101 << PCI_FUNC(nesdev->pcidev->devfn);
  547. nesdev->nesadapter->timer_int_req |= nesdev->timer_int_req;
  548. nes_debug(NES_DBG_INIT, "setting int_req for function %u, nesdev = 0x%04X, adapter = 0x%04X\n",
  549. PCI_FUNC(nesdev->pcidev->devfn),
  550. nesdev->timer_int_req, nesdev->nesadapter->timer_int_req);
  551. nes_write32(nesdev->regs+NES_INTF_INT_MASK, ~(nesdev->intf_int_req));
  552. list_add_tail(&nesdev->list, &nes_dev_list);
  553. /* Request an interrupt line for the driver */
  554. ret = request_irq(pcidev->irq, nes_interrupt, IRQF_SHARED, DRV_NAME, nesdev);
  555. if (ret) {
  556. printk(KERN_ERR PFX "%s: requested IRQ %u is busy\n",
  557. pci_name(pcidev), pcidev->irq);
  558. goto bail65;
  559. }
  560. nes_write32(nesdev->regs+NES_INT_MASK, ~nesdev->int_req);
  561. if (nes_notifiers_registered == 0) {
  562. register_inetaddr_notifier(&nes_inetaddr_notifier);
  563. register_netevent_notifier(&nes_net_notifier);
  564. }
  565. nes_notifiers_registered++;
  566. /* Initialize network devices */
  567. if ((netdev = nes_netdev_init(nesdev, mmio_regs)) == NULL)
  568. goto bail7;
  569. /* Register network device */
  570. ret = register_netdev(netdev);
  571. if (ret) {
  572. printk(KERN_ERR PFX "Unable to register netdev, ret = %d\n", ret);
  573. nes_netdev_destroy(netdev);
  574. goto bail7;
  575. }
  576. nes_print_macaddr(netdev);
  577. nesdev->netdev_count++;
  578. nesdev->nesadapter->netdev_count++;
  579. printk(KERN_ERR PFX "%s: NetEffect RNIC driver successfully loaded.\n",
  580. pci_name(pcidev));
  581. return 0;
  582. bail7:
  583. printk(KERN_ERR PFX "bail7\n");
  584. while (nesdev->netdev_count > 0) {
  585. nesdev->netdev_count--;
  586. nesdev->nesadapter->netdev_count--;
  587. unregister_netdev(nesdev->netdev[nesdev->netdev_count]);
  588. nes_netdev_destroy(nesdev->netdev[nesdev->netdev_count]);
  589. }
  590. nes_debug(NES_DBG_INIT, "netdev_count=%d, nesadapter->netdev_count=%d\n",
  591. nesdev->netdev_count, nesdev->nesadapter->netdev_count);
  592. nes_notifiers_registered--;
  593. if (nes_notifiers_registered == 0) {
  594. unregister_netevent_notifier(&nes_net_notifier);
  595. unregister_inetaddr_notifier(&nes_inetaddr_notifier);
  596. }
  597. list_del(&nesdev->list);
  598. nes_destroy_cqp(nesdev);
  599. bail65:
  600. printk(KERN_ERR PFX "bail65\n");
  601. free_irq(pcidev->irq, nesdev);
  602. if (nesdev->msi_enabled) {
  603. pci_disable_msi(pcidev);
  604. }
  605. bail6:
  606. printk(KERN_ERR PFX "bail6\n");
  607. tasklet_kill(&nesdev->dpc_tasklet);
  608. /* Deallocate the Adapter Structure */
  609. nes_destroy_adapter(nesdev->nesadapter);
  610. bail5:
  611. printk(KERN_ERR PFX "bail5\n");
  612. iounmap(nesdev->regs);
  613. bail3:
  614. printk(KERN_ERR PFX "bail3\n");
  615. kfree(nesdev);
  616. bail2:
  617. pci_release_regions(pcidev);
  618. bail1:
  619. pci_disable_device(pcidev);
  620. bail0:
  621. return ret;
  622. }
  623. /**
  624. * nes_remove - unload from kernel
  625. */
  626. static void __devexit nes_remove(struct pci_dev *pcidev)
  627. {
  628. struct nes_device *nesdev = pci_get_drvdata(pcidev);
  629. struct net_device *netdev;
  630. int netdev_index = 0;
  631. if (nesdev->netdev_count) {
  632. netdev = nesdev->netdev[netdev_index];
  633. if (netdev) {
  634. netif_stop_queue(netdev);
  635. unregister_netdev(netdev);
  636. nes_netdev_destroy(netdev);
  637. nesdev->netdev[netdev_index] = NULL;
  638. nesdev->netdev_count--;
  639. nesdev->nesadapter->netdev_count--;
  640. }
  641. }
  642. nes_notifiers_registered--;
  643. if (nes_notifiers_registered == 0) {
  644. unregister_netevent_notifier(&nes_net_notifier);
  645. unregister_inetaddr_notifier(&nes_inetaddr_notifier);
  646. }
  647. list_del(&nesdev->list);
  648. nes_destroy_cqp(nesdev);
  649. free_irq(pcidev->irq, nesdev);
  650. tasklet_kill(&nesdev->dpc_tasklet);
  651. /* Deallocate the Adapter Structure */
  652. nes_destroy_adapter(nesdev->nesadapter);
  653. if (nesdev->msi_enabled) {
  654. pci_disable_msi(pcidev);
  655. }
  656. iounmap(nesdev->regs);
  657. kfree(nesdev);
  658. /* nes_debug(NES_DBG_SHUTDOWN, "calling pci_release_regions.\n"); */
  659. pci_release_regions(pcidev);
  660. pci_disable_device(pcidev);
  661. pci_set_drvdata(pcidev, NULL);
  662. }
  663. static struct pci_driver nes_pci_driver = {
  664. .name = DRV_NAME,
  665. .id_table = nes_pci_table,
  666. .probe = nes_probe,
  667. .remove = __devexit_p(nes_remove),
  668. };
  669. static ssize_t nes_show_adapter(struct device_driver *ddp, char *buf)
  670. {
  671. unsigned int devfn = 0xffffffff;
  672. unsigned char bus_number = 0xff;
  673. unsigned int i = 0;
  674. struct nes_device *nesdev;
  675. list_for_each_entry(nesdev, &nes_dev_list, list) {
  676. if (i == ee_flsh_adapter) {
  677. devfn = nesdev->pcidev->devfn;
  678. bus_number = nesdev->pcidev->bus->number;
  679. break;
  680. }
  681. i++;
  682. }
  683. return snprintf(buf, PAGE_SIZE, "%x:%x\n", bus_number, devfn);
  684. }
  685. static ssize_t nes_store_adapter(struct device_driver *ddp,
  686. const char *buf, size_t count)
  687. {
  688. char *p = (char *)buf;
  689. ee_flsh_adapter = simple_strtoul(p, &p, 10);
  690. return strnlen(buf, count);
  691. }
  692. static ssize_t nes_show_ee_cmd(struct device_driver *ddp, char *buf)
  693. {
  694. u32 eeprom_cmd = 0xdead;
  695. u32 i = 0;
  696. struct nes_device *nesdev;
  697. list_for_each_entry(nesdev, &nes_dev_list, list) {
  698. if (i == ee_flsh_adapter) {
  699. eeprom_cmd = nes_read32(nesdev->regs + NES_EEPROM_COMMAND);
  700. break;
  701. }
  702. i++;
  703. }
  704. return snprintf(buf, PAGE_SIZE, "0x%x\n", eeprom_cmd);
  705. }
  706. static ssize_t nes_store_ee_cmd(struct device_driver *ddp,
  707. const char *buf, size_t count)
  708. {
  709. char *p = (char *)buf;
  710. u32 val;
  711. u32 i = 0;
  712. struct nes_device *nesdev;
  713. if (p[1] == 'x' || p[1] == 'X' || p[0] == 'x' || p[0] == 'X') {
  714. val = simple_strtoul(p, &p, 16);
  715. list_for_each_entry(nesdev, &nes_dev_list, list) {
  716. if (i == ee_flsh_adapter) {
  717. nes_write32(nesdev->regs + NES_EEPROM_COMMAND, val);
  718. break;
  719. }
  720. i++;
  721. }
  722. }
  723. return strnlen(buf, count);
  724. }
  725. static ssize_t nes_show_ee_data(struct device_driver *ddp, char *buf)
  726. {
  727. u32 eeprom_data = 0xdead;
  728. u32 i = 0;
  729. struct nes_device *nesdev;
  730. list_for_each_entry(nesdev, &nes_dev_list, list) {
  731. if (i == ee_flsh_adapter) {
  732. eeprom_data = nes_read32(nesdev->regs + NES_EEPROM_DATA);
  733. break;
  734. }
  735. i++;
  736. }
  737. return snprintf(buf, PAGE_SIZE, "0x%x\n", eeprom_data);
  738. }
  739. static ssize_t nes_store_ee_data(struct device_driver *ddp,
  740. const char *buf, size_t count)
  741. {
  742. char *p = (char *)buf;
  743. u32 val;
  744. u32 i = 0;
  745. struct nes_device *nesdev;
  746. if (p[1] == 'x' || p[1] == 'X' || p[0] == 'x' || p[0] == 'X') {
  747. val = simple_strtoul(p, &p, 16);
  748. list_for_each_entry(nesdev, &nes_dev_list, list) {
  749. if (i == ee_flsh_adapter) {
  750. nes_write32(nesdev->regs + NES_EEPROM_DATA, val);
  751. break;
  752. }
  753. i++;
  754. }
  755. }
  756. return strnlen(buf, count);
  757. }
  758. static ssize_t nes_show_flash_cmd(struct device_driver *ddp, char *buf)
  759. {
  760. u32 flash_cmd = 0xdead;
  761. u32 i = 0;
  762. struct nes_device *nesdev;
  763. list_for_each_entry(nesdev, &nes_dev_list, list) {
  764. if (i == ee_flsh_adapter) {
  765. flash_cmd = nes_read32(nesdev->regs + NES_FLASH_COMMAND);
  766. break;
  767. }
  768. i++;
  769. }
  770. return snprintf(buf, PAGE_SIZE, "0x%x\n", flash_cmd);
  771. }
  772. static ssize_t nes_store_flash_cmd(struct device_driver *ddp,
  773. const char *buf, size_t count)
  774. {
  775. char *p = (char *)buf;
  776. u32 val;
  777. u32 i = 0;
  778. struct nes_device *nesdev;
  779. if (p[1] == 'x' || p[1] == 'X' || p[0] == 'x' || p[0] == 'X') {
  780. val = simple_strtoul(p, &p, 16);
  781. list_for_each_entry(nesdev, &nes_dev_list, list) {
  782. if (i == ee_flsh_adapter) {
  783. nes_write32(nesdev->regs + NES_FLASH_COMMAND, val);
  784. break;
  785. }
  786. i++;
  787. }
  788. }
  789. return strnlen(buf, count);
  790. }
  791. static ssize_t nes_show_flash_data(struct device_driver *ddp, char *buf)
  792. {
  793. u32 flash_data = 0xdead;
  794. u32 i = 0;
  795. struct nes_device *nesdev;
  796. list_for_each_entry(nesdev, &nes_dev_list, list) {
  797. if (i == ee_flsh_adapter) {
  798. flash_data = nes_read32(nesdev->regs + NES_FLASH_DATA);
  799. break;
  800. }
  801. i++;
  802. }
  803. return snprintf(buf, PAGE_SIZE, "0x%x\n", flash_data);
  804. }
  805. static ssize_t nes_store_flash_data(struct device_driver *ddp,
  806. const char *buf, size_t count)
  807. {
  808. char *p = (char *)buf;
  809. u32 val;
  810. u32 i = 0;
  811. struct nes_device *nesdev;
  812. if (p[1] == 'x' || p[1] == 'X' || p[0] == 'x' || p[0] == 'X') {
  813. val = simple_strtoul(p, &p, 16);
  814. list_for_each_entry(nesdev, &nes_dev_list, list) {
  815. if (i == ee_flsh_adapter) {
  816. nes_write32(nesdev->regs + NES_FLASH_DATA, val);
  817. break;
  818. }
  819. i++;
  820. }
  821. }
  822. return strnlen(buf, count);
  823. }
  824. static ssize_t nes_show_nonidx_addr(struct device_driver *ddp, char *buf)
  825. {
  826. return snprintf(buf, PAGE_SIZE, "0x%x\n", sysfs_nonidx_addr);
  827. }
  828. static ssize_t nes_store_nonidx_addr(struct device_driver *ddp,
  829. const char *buf, size_t count)
  830. {
  831. char *p = (char *)buf;
  832. if (p[1] == 'x' || p[1] == 'X' || p[0] == 'x' || p[0] == 'X')
  833. sysfs_nonidx_addr = simple_strtoul(p, &p, 16);
  834. return strnlen(buf, count);
  835. }
  836. static ssize_t nes_show_nonidx_data(struct device_driver *ddp, char *buf)
  837. {
  838. u32 nonidx_data = 0xdead;
  839. u32 i = 0;
  840. struct nes_device *nesdev;
  841. list_for_each_entry(nesdev, &nes_dev_list, list) {
  842. if (i == ee_flsh_adapter) {
  843. nonidx_data = nes_read32(nesdev->regs + sysfs_nonidx_addr);
  844. break;
  845. }
  846. i++;
  847. }
  848. return snprintf(buf, PAGE_SIZE, "0x%x\n", nonidx_data);
  849. }
  850. static ssize_t nes_store_nonidx_data(struct device_driver *ddp,
  851. const char *buf, size_t count)
  852. {
  853. char *p = (char *)buf;
  854. u32 val;
  855. u32 i = 0;
  856. struct nes_device *nesdev;
  857. if (p[1] == 'x' || p[1] == 'X' || p[0] == 'x' || p[0] == 'X') {
  858. val = simple_strtoul(p, &p, 16);
  859. list_for_each_entry(nesdev, &nes_dev_list, list) {
  860. if (i == ee_flsh_adapter) {
  861. nes_write32(nesdev->regs + sysfs_nonidx_addr, val);
  862. break;
  863. }
  864. i++;
  865. }
  866. }
  867. return strnlen(buf, count);
  868. }
  869. static ssize_t nes_show_idx_addr(struct device_driver *ddp, char *buf)
  870. {
  871. return snprintf(buf, PAGE_SIZE, "0x%x\n", sysfs_idx_addr);
  872. }
  873. static ssize_t nes_store_idx_addr(struct device_driver *ddp,
  874. const char *buf, size_t count)
  875. {
  876. char *p = (char *)buf;
  877. if (p[1] == 'x' || p[1] == 'X' || p[0] == 'x' || p[0] == 'X')
  878. sysfs_idx_addr = simple_strtoul(p, &p, 16);
  879. return strnlen(buf, count);
  880. }
  881. static ssize_t nes_show_idx_data(struct device_driver *ddp, char *buf)
  882. {
  883. u32 idx_data = 0xdead;
  884. u32 i = 0;
  885. struct nes_device *nesdev;
  886. list_for_each_entry(nesdev, &nes_dev_list, list) {
  887. if (i == ee_flsh_adapter) {
  888. idx_data = nes_read_indexed(nesdev, sysfs_idx_addr);
  889. break;
  890. }
  891. i++;
  892. }
  893. return snprintf(buf, PAGE_SIZE, "0x%x\n", idx_data);
  894. }
  895. static ssize_t nes_store_idx_data(struct device_driver *ddp,
  896. const char *buf, size_t count)
  897. {
  898. char *p = (char *)buf;
  899. u32 val;
  900. u32 i = 0;
  901. struct nes_device *nesdev;
  902. if (p[1] == 'x' || p[1] == 'X' || p[0] == 'x' || p[0] == 'X') {
  903. val = simple_strtoul(p, &p, 16);
  904. list_for_each_entry(nesdev, &nes_dev_list, list) {
  905. if (i == ee_flsh_adapter) {
  906. nes_write_indexed(nesdev, sysfs_idx_addr, val);
  907. break;
  908. }
  909. i++;
  910. }
  911. }
  912. return strnlen(buf, count);
  913. }
  914. /**
  915. * nes_show_wqm_quanta
  916. */
  917. static ssize_t nes_show_wqm_quanta(struct device_driver *ddp, char *buf)
  918. {
  919. u32 wqm_quanta_value = 0xdead;
  920. u32 i = 0;
  921. struct nes_device *nesdev;
  922. list_for_each_entry(nesdev, &nes_dev_list, list) {
  923. if (i == ee_flsh_adapter) {
  924. wqm_quanta_value = nesdev->nesadapter->wqm_quanta;
  925. break;
  926. }
  927. i++;
  928. }
  929. return snprintf(buf, PAGE_SIZE, "0x%X\n", wqm_quanta_value);
  930. }
  931. /**
  932. * nes_store_wqm_quanta
  933. */
  934. static ssize_t nes_store_wqm_quanta(struct device_driver *ddp,
  935. const char *buf, size_t count)
  936. {
  937. unsigned long wqm_quanta_value;
  938. u32 wqm_config1;
  939. u32 i = 0;
  940. struct nes_device *nesdev;
  941. strict_strtoul(buf, 0, &wqm_quanta_value);
  942. list_for_each_entry(nesdev, &nes_dev_list, list) {
  943. if (i == ee_flsh_adapter) {
  944. nesdev->nesadapter->wqm_quanta = wqm_quanta_value;
  945. wqm_config1 = nes_read_indexed(nesdev,
  946. NES_IDX_WQM_CONFIG1);
  947. nes_write_indexed(nesdev, NES_IDX_WQM_CONFIG1,
  948. ((wqm_quanta_value << 1) |
  949. (wqm_config1 & 0x00000001)));
  950. break;
  951. }
  952. i++;
  953. }
  954. return strnlen(buf, count);
  955. }
  956. static DRIVER_ATTR(adapter, S_IRUSR | S_IWUSR,
  957. nes_show_adapter, nes_store_adapter);
  958. static DRIVER_ATTR(eeprom_cmd, S_IRUSR | S_IWUSR,
  959. nes_show_ee_cmd, nes_store_ee_cmd);
  960. static DRIVER_ATTR(eeprom_data, S_IRUSR | S_IWUSR,
  961. nes_show_ee_data, nes_store_ee_data);
  962. static DRIVER_ATTR(flash_cmd, S_IRUSR | S_IWUSR,
  963. nes_show_flash_cmd, nes_store_flash_cmd);
  964. static DRIVER_ATTR(flash_data, S_IRUSR | S_IWUSR,
  965. nes_show_flash_data, nes_store_flash_data);
  966. static DRIVER_ATTR(nonidx_addr, S_IRUSR | S_IWUSR,
  967. nes_show_nonidx_addr, nes_store_nonidx_addr);
  968. static DRIVER_ATTR(nonidx_data, S_IRUSR | S_IWUSR,
  969. nes_show_nonidx_data, nes_store_nonidx_data);
  970. static DRIVER_ATTR(idx_addr, S_IRUSR | S_IWUSR,
  971. nes_show_idx_addr, nes_store_idx_addr);
  972. static DRIVER_ATTR(idx_data, S_IRUSR | S_IWUSR,
  973. nes_show_idx_data, nes_store_idx_data);
  974. static DRIVER_ATTR(wqm_quanta, S_IRUSR | S_IWUSR,
  975. nes_show_wqm_quanta, nes_store_wqm_quanta);
  976. static int nes_create_driver_sysfs(struct pci_driver *drv)
  977. {
  978. int error;
  979. error = driver_create_file(&drv->driver, &driver_attr_adapter);
  980. error |= driver_create_file(&drv->driver, &driver_attr_eeprom_cmd);
  981. error |= driver_create_file(&drv->driver, &driver_attr_eeprom_data);
  982. error |= driver_create_file(&drv->driver, &driver_attr_flash_cmd);
  983. error |= driver_create_file(&drv->driver, &driver_attr_flash_data);
  984. error |= driver_create_file(&drv->driver, &driver_attr_nonidx_addr);
  985. error |= driver_create_file(&drv->driver, &driver_attr_nonidx_data);
  986. error |= driver_create_file(&drv->driver, &driver_attr_idx_addr);
  987. error |= driver_create_file(&drv->driver, &driver_attr_idx_data);
  988. error |= driver_create_file(&drv->driver, &driver_attr_wqm_quanta);
  989. return error;
  990. }
  991. static void nes_remove_driver_sysfs(struct pci_driver *drv)
  992. {
  993. driver_remove_file(&drv->driver, &driver_attr_adapter);
  994. driver_remove_file(&drv->driver, &driver_attr_eeprom_cmd);
  995. driver_remove_file(&drv->driver, &driver_attr_eeprom_data);
  996. driver_remove_file(&drv->driver, &driver_attr_flash_cmd);
  997. driver_remove_file(&drv->driver, &driver_attr_flash_data);
  998. driver_remove_file(&drv->driver, &driver_attr_nonidx_addr);
  999. driver_remove_file(&drv->driver, &driver_attr_nonidx_data);
  1000. driver_remove_file(&drv->driver, &driver_attr_idx_addr);
  1001. driver_remove_file(&drv->driver, &driver_attr_idx_data);
  1002. driver_remove_file(&drv->driver, &driver_attr_wqm_quanta);
  1003. }
  1004. /**
  1005. * nes_init_module - module initialization entry point
  1006. */
  1007. static int __init nes_init_module(void)
  1008. {
  1009. int retval;
  1010. int retval1;
  1011. retval = nes_cm_start();
  1012. if (retval) {
  1013. printk(KERN_ERR PFX "Unable to start NetEffect iWARP CM.\n");
  1014. return retval;
  1015. }
  1016. retval = pci_register_driver(&nes_pci_driver);
  1017. if (retval >= 0) {
  1018. retval1 = nes_create_driver_sysfs(&nes_pci_driver);
  1019. if (retval1 < 0)
  1020. printk(KERN_ERR PFX "Unable to create NetEffect sys files.\n");
  1021. }
  1022. return retval;
  1023. }
  1024. /**
  1025. * nes_exit_module - module unload entry point
  1026. */
  1027. static void __exit nes_exit_module(void)
  1028. {
  1029. nes_cm_stop();
  1030. nes_remove_driver_sysfs(&nes_pci_driver);
  1031. pci_unregister_driver(&nes_pci_driver);
  1032. }
  1033. module_init(nes_init_module);
  1034. module_exit(nes_exit_module);