Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: cb55bc5f1b
Branches Tags
linux-vybrid_pu...
/
arch
/
arm
/
mach-s5pv310
/
include
/
mach
/
regs-srom.h

regs-srom.h 1.5 KB
History Raw

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950 
  1. /* linux/arch/arm/mach-s5pv310/include/mach/regs-srom.h
    2. 

  2.  *
    3. 

  3.  * Copyright (c) 2010 Samsung Electronics Co., Ltd.
    4. 

  4.  *		http://www.samsung.com
    5. 

  5.  *
    6. 

  6.  * S5PV310 - SROMC register definitions
    7. 

  7.  *
    8. 

  8.  * This program is free software; you can redistribute it and/or modify
    9. 

  9.  * it under the terms of the GNU General Public License version 2 as
    10. 

  10.  * published by the Free Software Foundation.
    11. 

  11. */
    12. 

  12. 

  13. #ifndef __ASM_ARCH_REGS_SROM_H
    14. 

  14. #define __ASM_ARCH_REGS_SROM_H __FILE__
    15. 

  15. 

  16. #include <mach/map.h>
    17. 

  17. 

  18. #define S5PV310_SROMREG(x)	(S5P_VA_SROMC + (x))
    19. 

  19. 

  20. #define S5PV310_SROM_BW		S5PV310_SROMREG(0x0)
    21. 

  21. #define S5PV310_SROM_BC0	S5PV310_SROMREG(0x4)
    22. 

  22. #define S5PV310_SROM_BC1	S5PV310_SROMREG(0x8)
    23. 

  23. #define S5PV310_SROM_BC2	S5PV310_SROMREG(0xc)
    24. 

  24. #define S5PV310_SROM_BC3	S5PV310_SROMREG(0x10)
    25. 

  25. 

  26. /* one register BW holds 4 x 4-bit packed settings for NCS0 - NCS3 */
    27. 

  27. 

  28. #define S5PV310_SROM_BW__DATAWIDTH__SHIFT	0
    29. 

  29. #define S5PV310_SROM_BW__ADDRMODE__SHIFT	1
    30. 

  30. #define S5PV310_SROM_BW__WAITENABLE__SHIFT	2
    31. 

  31. #define S5PV310_SROM_BW__BYTEENABLE__SHIFT	3
    32. 

  32. 

  33. #define S5PV310_SROM_BW__CS_MASK		0xf
    34. 

  34. 

  35. #define S5PV310_SROM_BW__NCS0__SHIFT		0
    36. 

  36. #define S5PV310_SROM_BW__NCS1__SHIFT		4
    37. 

  37. #define S5PV310_SROM_BW__NCS2__SHIFT		8
    38. 

  38. #define S5PV310_SROM_BW__NCS3__SHIFT		12
    39. 

  39. 

  40. /* applies to same to BCS0 - BCS3 */
    41. 

  41. 

  42. #define S5PV310_SROM_BCX__PMC__SHIFT		0
    43. 

  43. #define S5PV310_SROM_BCX__TACP__SHIFT		4
    44. 

  44. #define S5PV310_SROM_BCX__TCAH__SHIFT		8
    45. 

  45. #define S5PV310_SROM_BCX__TCOH__SHIFT		12
    46. 

  46. #define S5PV310_SROM_BCX__TACC__SHIFT		16
    47. 

  47. #define S5PV310_SROM_BCX__TCOS__SHIFT		24
    48. 

  48. #define S5PV310_SROM_BCX__TACS__SHIFT		28
    49. 

  49. 

  50. #endif /* __ASM_ARCH_REGS_SROM_H */
    51.