netxen_nic_init.c 36 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462
  1. /*
  2. * Copyright (C) 2003 - 2009 NetXen, Inc.
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; either version 2
  8. * of the License, or (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
  18. * MA 02111-1307, USA.
  19. *
  20. * The full GNU General Public License is included in this distribution
  21. * in the file called LICENSE.
  22. *
  23. * Contact Information:
  24. * info@netxen.com
  25. * NetXen Inc,
  26. * 18922 Forge Drive
  27. * Cupertino, CA 95014-0701
  28. *
  29. */
  30. #include <linux/netdevice.h>
  31. #include <linux/delay.h>
  32. #include "netxen_nic.h"
  33. #include "netxen_nic_hw.h"
  34. #include "netxen_nic_phan_reg.h"
  35. struct crb_addr_pair {
  36. u32 addr;
  37. u32 data;
  38. };
  39. #define NETXEN_MAX_CRB_XFORM 60
  40. static unsigned int crb_addr_xform[NETXEN_MAX_CRB_XFORM];
  41. #define NETXEN_ADDR_ERROR (0xffffffff)
  42. #define crb_addr_transform(name) \
  43. crb_addr_xform[NETXEN_HW_PX_MAP_CRB_##name] = \
  44. NETXEN_HW_CRB_HUB_AGT_ADR_##name << 20
  45. #define NETXEN_NIC_XDMA_RESET 0x8000ff
  46. static void
  47. netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  48. struct nx_host_rds_ring *rds_ring);
  49. static void crb_addr_transform_setup(void)
  50. {
  51. crb_addr_transform(XDMA);
  52. crb_addr_transform(TIMR);
  53. crb_addr_transform(SRE);
  54. crb_addr_transform(SQN3);
  55. crb_addr_transform(SQN2);
  56. crb_addr_transform(SQN1);
  57. crb_addr_transform(SQN0);
  58. crb_addr_transform(SQS3);
  59. crb_addr_transform(SQS2);
  60. crb_addr_transform(SQS1);
  61. crb_addr_transform(SQS0);
  62. crb_addr_transform(RPMX7);
  63. crb_addr_transform(RPMX6);
  64. crb_addr_transform(RPMX5);
  65. crb_addr_transform(RPMX4);
  66. crb_addr_transform(RPMX3);
  67. crb_addr_transform(RPMX2);
  68. crb_addr_transform(RPMX1);
  69. crb_addr_transform(RPMX0);
  70. crb_addr_transform(ROMUSB);
  71. crb_addr_transform(SN);
  72. crb_addr_transform(QMN);
  73. crb_addr_transform(QMS);
  74. crb_addr_transform(PGNI);
  75. crb_addr_transform(PGND);
  76. crb_addr_transform(PGN3);
  77. crb_addr_transform(PGN2);
  78. crb_addr_transform(PGN1);
  79. crb_addr_transform(PGN0);
  80. crb_addr_transform(PGSI);
  81. crb_addr_transform(PGSD);
  82. crb_addr_transform(PGS3);
  83. crb_addr_transform(PGS2);
  84. crb_addr_transform(PGS1);
  85. crb_addr_transform(PGS0);
  86. crb_addr_transform(PS);
  87. crb_addr_transform(PH);
  88. crb_addr_transform(NIU);
  89. crb_addr_transform(I2Q);
  90. crb_addr_transform(EG);
  91. crb_addr_transform(MN);
  92. crb_addr_transform(MS);
  93. crb_addr_transform(CAS2);
  94. crb_addr_transform(CAS1);
  95. crb_addr_transform(CAS0);
  96. crb_addr_transform(CAM);
  97. crb_addr_transform(C2C1);
  98. crb_addr_transform(C2C0);
  99. crb_addr_transform(SMB);
  100. crb_addr_transform(OCM0);
  101. crb_addr_transform(I2C0);
  102. }
  103. void netxen_release_rx_buffers(struct netxen_adapter *adapter)
  104. {
  105. struct netxen_recv_context *recv_ctx;
  106. struct nx_host_rds_ring *rds_ring;
  107. struct netxen_rx_buffer *rx_buf;
  108. int i, ring;
  109. recv_ctx = &adapter->recv_ctx;
  110. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  111. rds_ring = &recv_ctx->rds_rings[ring];
  112. for (i = 0; i < rds_ring->num_desc; ++i) {
  113. rx_buf = &(rds_ring->rx_buf_arr[i]);
  114. if (rx_buf->state == NETXEN_BUFFER_FREE)
  115. continue;
  116. pci_unmap_single(adapter->pdev,
  117. rx_buf->dma,
  118. rds_ring->dma_size,
  119. PCI_DMA_FROMDEVICE);
  120. if (rx_buf->skb != NULL)
  121. dev_kfree_skb_any(rx_buf->skb);
  122. }
  123. }
  124. }
  125. void netxen_release_tx_buffers(struct netxen_adapter *adapter)
  126. {
  127. struct netxen_cmd_buffer *cmd_buf;
  128. struct netxen_skb_frag *buffrag;
  129. int i, j;
  130. struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
  131. cmd_buf = tx_ring->cmd_buf_arr;
  132. for (i = 0; i < tx_ring->num_desc; i++) {
  133. buffrag = cmd_buf->frag_array;
  134. if (buffrag->dma) {
  135. pci_unmap_single(adapter->pdev, buffrag->dma,
  136. buffrag->length, PCI_DMA_TODEVICE);
  137. buffrag->dma = 0ULL;
  138. }
  139. for (j = 0; j < cmd_buf->frag_count; j++) {
  140. buffrag++;
  141. if (buffrag->dma) {
  142. pci_unmap_page(adapter->pdev, buffrag->dma,
  143. buffrag->length,
  144. PCI_DMA_TODEVICE);
  145. buffrag->dma = 0ULL;
  146. }
  147. }
  148. if (cmd_buf->skb) {
  149. dev_kfree_skb_any(cmd_buf->skb);
  150. cmd_buf->skb = NULL;
  151. }
  152. cmd_buf++;
  153. }
  154. }
  155. void netxen_free_sw_resources(struct netxen_adapter *adapter)
  156. {
  157. struct netxen_recv_context *recv_ctx;
  158. struct nx_host_rds_ring *rds_ring;
  159. struct nx_host_tx_ring *tx_ring;
  160. int ring;
  161. recv_ctx = &adapter->recv_ctx;
  162. if (recv_ctx->rds_rings == NULL)
  163. goto skip_rds;
  164. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  165. rds_ring = &recv_ctx->rds_rings[ring];
  166. vfree(rds_ring->rx_buf_arr);
  167. rds_ring->rx_buf_arr = NULL;
  168. }
  169. kfree(recv_ctx->rds_rings);
  170. skip_rds:
  171. if (adapter->tx_ring == NULL)
  172. return;
  173. tx_ring = adapter->tx_ring;
  174. vfree(tx_ring->cmd_buf_arr);
  175. }
  176. int netxen_alloc_sw_resources(struct netxen_adapter *adapter)
  177. {
  178. struct netxen_recv_context *recv_ctx;
  179. struct nx_host_rds_ring *rds_ring;
  180. struct nx_host_sds_ring *sds_ring;
  181. struct nx_host_tx_ring *tx_ring;
  182. struct netxen_rx_buffer *rx_buf;
  183. int ring, i, size;
  184. struct netxen_cmd_buffer *cmd_buf_arr;
  185. struct net_device *netdev = adapter->netdev;
  186. struct pci_dev *pdev = adapter->pdev;
  187. size = sizeof(struct nx_host_tx_ring);
  188. tx_ring = kzalloc(size, GFP_KERNEL);
  189. if (tx_ring == NULL) {
  190. dev_err(&pdev->dev, "%s: failed to allocate tx ring struct\n",
  191. netdev->name);
  192. return -ENOMEM;
  193. }
  194. adapter->tx_ring = tx_ring;
  195. tx_ring->num_desc = adapter->num_txd;
  196. cmd_buf_arr = vmalloc(TX_BUFF_RINGSIZE(tx_ring));
  197. if (cmd_buf_arr == NULL) {
  198. dev_err(&pdev->dev, "%s: failed to allocate cmd buffer ring\n",
  199. netdev->name);
  200. return -ENOMEM;
  201. }
  202. memset(cmd_buf_arr, 0, TX_BUFF_RINGSIZE(tx_ring));
  203. tx_ring->cmd_buf_arr = cmd_buf_arr;
  204. recv_ctx = &adapter->recv_ctx;
  205. size = adapter->max_rds_rings * sizeof (struct nx_host_rds_ring);
  206. rds_ring = kzalloc(size, GFP_KERNEL);
  207. if (rds_ring == NULL) {
  208. dev_err(&pdev->dev, "%s: failed to allocate rds ring struct\n",
  209. netdev->name);
  210. return -ENOMEM;
  211. }
  212. recv_ctx->rds_rings = rds_ring;
  213. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  214. rds_ring = &recv_ctx->rds_rings[ring];
  215. switch (ring) {
  216. case RCV_RING_NORMAL:
  217. rds_ring->num_desc = adapter->num_rxd;
  218. if (adapter->ahw.cut_through) {
  219. rds_ring->dma_size =
  220. NX_CT_DEFAULT_RX_BUF_LEN;
  221. rds_ring->skb_size =
  222. NX_CT_DEFAULT_RX_BUF_LEN;
  223. } else {
  224. rds_ring->dma_size = RX_DMA_MAP_LEN;
  225. rds_ring->skb_size =
  226. MAX_RX_BUFFER_LENGTH;
  227. }
  228. break;
  229. case RCV_RING_JUMBO:
  230. rds_ring->num_desc = adapter->num_jumbo_rxd;
  231. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  232. rds_ring->dma_size =
  233. NX_P3_RX_JUMBO_BUF_MAX_LEN;
  234. else
  235. rds_ring->dma_size =
  236. NX_P2_RX_JUMBO_BUF_MAX_LEN;
  237. rds_ring->skb_size =
  238. rds_ring->dma_size + NET_IP_ALIGN;
  239. break;
  240. case RCV_RING_LRO:
  241. rds_ring->num_desc = adapter->num_lro_rxd;
  242. rds_ring->dma_size = RX_LRO_DMA_MAP_LEN;
  243. rds_ring->skb_size = MAX_RX_LRO_BUFFER_LENGTH;
  244. break;
  245. }
  246. rds_ring->rx_buf_arr = (struct netxen_rx_buffer *)
  247. vmalloc(RCV_BUFF_RINGSIZE(rds_ring));
  248. if (rds_ring->rx_buf_arr == NULL) {
  249. printk(KERN_ERR "%s: Failed to allocate "
  250. "rx buffer ring %d\n",
  251. netdev->name, ring);
  252. /* free whatever was already allocated */
  253. goto err_out;
  254. }
  255. memset(rds_ring->rx_buf_arr, 0, RCV_BUFF_RINGSIZE(rds_ring));
  256. INIT_LIST_HEAD(&rds_ring->free_list);
  257. /*
  258. * Now go through all of them, set reference handles
  259. * and put them in the queues.
  260. */
  261. rx_buf = rds_ring->rx_buf_arr;
  262. for (i = 0; i < rds_ring->num_desc; i++) {
  263. list_add_tail(&rx_buf->list,
  264. &rds_ring->free_list);
  265. rx_buf->ref_handle = i;
  266. rx_buf->state = NETXEN_BUFFER_FREE;
  267. rx_buf++;
  268. }
  269. spin_lock_init(&rds_ring->lock);
  270. }
  271. for (ring = 0; ring < adapter->max_sds_rings; ring++) {
  272. sds_ring = &recv_ctx->sds_rings[ring];
  273. sds_ring->irq = adapter->msix_entries[ring].vector;
  274. sds_ring->adapter = adapter;
  275. sds_ring->num_desc = adapter->num_rxd;
  276. for (i = 0; i < NUM_RCV_DESC_RINGS; i++)
  277. INIT_LIST_HEAD(&sds_ring->free_list[i]);
  278. }
  279. return 0;
  280. err_out:
  281. netxen_free_sw_resources(adapter);
  282. return -ENOMEM;
  283. }
  284. void netxen_initialize_adapter_ops(struct netxen_adapter *adapter)
  285. {
  286. adapter->macaddr_set = netxen_p2_nic_set_mac_addr;
  287. adapter->set_multi = netxen_p2_nic_set_multi;
  288. switch (adapter->ahw.port_type) {
  289. case NETXEN_NIC_GBE:
  290. adapter->enable_phy_interrupts =
  291. netxen_niu_gbe_enable_phy_interrupts;
  292. adapter->disable_phy_interrupts =
  293. netxen_niu_gbe_disable_phy_interrupts;
  294. adapter->set_mtu = netxen_nic_set_mtu_gb;
  295. adapter->set_promisc = netxen_niu_set_promiscuous_mode;
  296. adapter->phy_read = netxen_niu_gbe_phy_read;
  297. adapter->phy_write = netxen_niu_gbe_phy_write;
  298. adapter->init_port = netxen_niu_gbe_init_port;
  299. adapter->stop_port = netxen_niu_disable_gbe_port;
  300. break;
  301. case NETXEN_NIC_XGBE:
  302. adapter->enable_phy_interrupts =
  303. netxen_niu_xgbe_enable_phy_interrupts;
  304. adapter->disable_phy_interrupts =
  305. netxen_niu_xgbe_disable_phy_interrupts;
  306. adapter->set_mtu = netxen_nic_set_mtu_xgb;
  307. adapter->init_port = netxen_niu_xg_init_port;
  308. adapter->set_promisc = netxen_niu_xg_set_promiscuous_mode;
  309. adapter->stop_port = netxen_niu_disable_xg_port;
  310. break;
  311. default:
  312. break;
  313. }
  314. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  315. adapter->set_mtu = nx_fw_cmd_set_mtu;
  316. adapter->set_promisc = netxen_p3_nic_set_promisc;
  317. adapter->macaddr_set = netxen_p3_nic_set_mac_addr;
  318. adapter->set_multi = netxen_p3_nic_set_multi;
  319. }
  320. }
  321. /*
  322. * netxen_decode_crb_addr(0 - utility to translate from internal Phantom CRB
  323. * address to external PCI CRB address.
  324. */
  325. static u32 netxen_decode_crb_addr(u32 addr)
  326. {
  327. int i;
  328. u32 base_addr, offset, pci_base;
  329. crb_addr_transform_setup();
  330. pci_base = NETXEN_ADDR_ERROR;
  331. base_addr = addr & 0xfff00000;
  332. offset = addr & 0x000fffff;
  333. for (i = 0; i < NETXEN_MAX_CRB_XFORM; i++) {
  334. if (crb_addr_xform[i] == base_addr) {
  335. pci_base = i << 20;
  336. break;
  337. }
  338. }
  339. if (pci_base == NETXEN_ADDR_ERROR)
  340. return pci_base;
  341. else
  342. return (pci_base + offset);
  343. }
  344. static long rom_max_timeout = 100;
  345. static long rom_lock_timeout = 10000;
  346. static int rom_lock(struct netxen_adapter *adapter)
  347. {
  348. int iter;
  349. u32 done = 0;
  350. int timeout = 0;
  351. while (!done) {
  352. /* acquire semaphore2 from PCI HW block */
  353. done = NXRD32(adapter, NETXEN_PCIE_REG(PCIE_SEM2_LOCK));
  354. if (done == 1)
  355. break;
  356. if (timeout >= rom_lock_timeout)
  357. return -EIO;
  358. timeout++;
  359. /*
  360. * Yield CPU
  361. */
  362. if (!in_atomic())
  363. schedule();
  364. else {
  365. for (iter = 0; iter < 20; iter++)
  366. cpu_relax(); /*This a nop instr on i386 */
  367. }
  368. }
  369. NXWR32(adapter, NETXEN_ROM_LOCK_ID, ROM_LOCK_DRIVER);
  370. return 0;
  371. }
  372. static int netxen_wait_rom_done(struct netxen_adapter *adapter)
  373. {
  374. long timeout = 0;
  375. long done = 0;
  376. cond_resched();
  377. while (done == 0) {
  378. done = NXRD32(adapter, NETXEN_ROMUSB_GLB_STATUS);
  379. done &= 2;
  380. timeout++;
  381. if (timeout >= rom_max_timeout) {
  382. printk("Timeout reached waiting for rom done");
  383. return -EIO;
  384. }
  385. }
  386. return 0;
  387. }
  388. static void netxen_rom_unlock(struct netxen_adapter *adapter)
  389. {
  390. /* release semaphore2 */
  391. NXRD32(adapter, NETXEN_PCIE_REG(PCIE_SEM2_UNLOCK));
  392. }
  393. static int do_rom_fast_read(struct netxen_adapter *adapter,
  394. int addr, int *valp)
  395. {
  396. NXWR32(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
  397. NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  398. NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
  399. NXWR32(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE, 0xb);
  400. if (netxen_wait_rom_done(adapter)) {
  401. printk("Error waiting for rom done\n");
  402. return -EIO;
  403. }
  404. /* reset abyte_cnt and dummy_byte_cnt */
  405. NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  406. udelay(10);
  407. NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  408. *valp = NXRD32(adapter, NETXEN_ROMUSB_ROM_RDATA);
  409. return 0;
  410. }
  411. static int do_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  412. u8 *bytes, size_t size)
  413. {
  414. int addridx;
  415. int ret = 0;
  416. for (addridx = addr; addridx < (addr + size); addridx += 4) {
  417. int v;
  418. ret = do_rom_fast_read(adapter, addridx, &v);
  419. if (ret != 0)
  420. break;
  421. *(__le32 *)bytes = cpu_to_le32(v);
  422. bytes += 4;
  423. }
  424. return ret;
  425. }
  426. int
  427. netxen_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  428. u8 *bytes, size_t size)
  429. {
  430. int ret;
  431. ret = rom_lock(adapter);
  432. if (ret < 0)
  433. return ret;
  434. ret = do_rom_fast_read_words(adapter, addr, bytes, size);
  435. netxen_rom_unlock(adapter);
  436. return ret;
  437. }
  438. int netxen_rom_fast_read(struct netxen_adapter *adapter, int addr, int *valp)
  439. {
  440. int ret;
  441. if (rom_lock(adapter) != 0)
  442. return -EIO;
  443. ret = do_rom_fast_read(adapter, addr, valp);
  444. netxen_rom_unlock(adapter);
  445. return ret;
  446. }
  447. #define NETXEN_BOARDTYPE 0x4008
  448. #define NETXEN_BOARDNUM 0x400c
  449. #define NETXEN_CHIPNUM 0x4010
  450. int netxen_pinit_from_rom(struct netxen_adapter *adapter, int verbose)
  451. {
  452. int addr, val;
  453. int i, n, init_delay = 0;
  454. struct crb_addr_pair *buf;
  455. unsigned offset;
  456. u32 off;
  457. /* resetall */
  458. rom_lock(adapter);
  459. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0xffffffff);
  460. netxen_rom_unlock(adapter);
  461. if (verbose) {
  462. if (netxen_rom_fast_read(adapter, NETXEN_BOARDTYPE, &val) == 0)
  463. printk("P2 ROM board type: 0x%08x\n", val);
  464. else
  465. printk("Could not read board type\n");
  466. if (netxen_rom_fast_read(adapter, NETXEN_BOARDNUM, &val) == 0)
  467. printk("P2 ROM board num: 0x%08x\n", val);
  468. else
  469. printk("Could not read board number\n");
  470. if (netxen_rom_fast_read(adapter, NETXEN_CHIPNUM, &val) == 0)
  471. printk("P2 ROM chip num: 0x%08x\n", val);
  472. else
  473. printk("Could not read chip number\n");
  474. }
  475. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  476. if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
  477. (n != 0xcafecafe) ||
  478. netxen_rom_fast_read(adapter, 4, &n) != 0) {
  479. printk(KERN_ERR "%s: ERROR Reading crb_init area: "
  480. "n: %08x\n", netxen_nic_driver_name, n);
  481. return -EIO;
  482. }
  483. offset = n & 0xffffU;
  484. n = (n >> 16) & 0xffffU;
  485. } else {
  486. if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
  487. !(n & 0x80000000)) {
  488. printk(KERN_ERR "%s: ERROR Reading crb_init area: "
  489. "n: %08x\n", netxen_nic_driver_name, n);
  490. return -EIO;
  491. }
  492. offset = 1;
  493. n &= ~0x80000000;
  494. }
  495. if (n < 1024) {
  496. if (verbose)
  497. printk(KERN_DEBUG "%s: %d CRB init values found"
  498. " in ROM.\n", netxen_nic_driver_name, n);
  499. } else {
  500. printk(KERN_ERR "%s:n=0x%x Error! NetXen card flash not"
  501. " initialized.\n", __func__, n);
  502. return -EIO;
  503. }
  504. buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
  505. if (buf == NULL) {
  506. printk("%s: netxen_pinit_from_rom: Unable to calloc memory.\n",
  507. netxen_nic_driver_name);
  508. return -ENOMEM;
  509. }
  510. for (i = 0; i < n; i++) {
  511. if (netxen_rom_fast_read(adapter, 8*i + 4*offset, &val) != 0 ||
  512. netxen_rom_fast_read(adapter, 8*i + 4*offset + 4, &addr) != 0) {
  513. kfree(buf);
  514. return -EIO;
  515. }
  516. buf[i].addr = addr;
  517. buf[i].data = val;
  518. if (verbose)
  519. printk(KERN_DEBUG "%s: PCI: 0x%08x == 0x%08x\n",
  520. netxen_nic_driver_name,
  521. (u32)netxen_decode_crb_addr(addr), val);
  522. }
  523. for (i = 0; i < n; i++) {
  524. off = netxen_decode_crb_addr(buf[i].addr);
  525. if (off == NETXEN_ADDR_ERROR) {
  526. printk(KERN_ERR"CRB init value out of range %x\n",
  527. buf[i].addr);
  528. continue;
  529. }
  530. off += NETXEN_PCI_CRBSPACE;
  531. /* skipping cold reboot MAGIC */
  532. if (off == NETXEN_CAM_RAM(0x1fc))
  533. continue;
  534. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  535. /* do not reset PCI */
  536. if (off == (ROMUSB_GLB + 0xbc))
  537. continue;
  538. if (off == (ROMUSB_GLB + 0xa8))
  539. continue;
  540. if (off == (ROMUSB_GLB + 0xc8)) /* core clock */
  541. continue;
  542. if (off == (ROMUSB_GLB + 0x24)) /* MN clock */
  543. continue;
  544. if (off == (ROMUSB_GLB + 0x1c)) /* MS clock */
  545. continue;
  546. if (off == (NETXEN_CRB_PEG_NET_1 + 0x18))
  547. buf[i].data = 0x1020;
  548. /* skip the function enable register */
  549. if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION))
  550. continue;
  551. if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION2))
  552. continue;
  553. if ((off & 0x0ff00000) == NETXEN_CRB_SMB)
  554. continue;
  555. }
  556. if (off == NETXEN_ADDR_ERROR) {
  557. printk(KERN_ERR "%s: Err: Unknown addr: 0x%08x\n",
  558. netxen_nic_driver_name, buf[i].addr);
  559. continue;
  560. }
  561. init_delay = 1;
  562. /* After writing this register, HW needs time for CRB */
  563. /* to quiet down (else crb_window returns 0xffffffff) */
  564. if (off == NETXEN_ROMUSB_GLB_SW_RESET) {
  565. init_delay = 1000;
  566. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  567. /* hold xdma in reset also */
  568. buf[i].data = NETXEN_NIC_XDMA_RESET;
  569. buf[i].data = 0x8000ff;
  570. }
  571. }
  572. NXWR32(adapter, off, buf[i].data);
  573. msleep(init_delay);
  574. }
  575. kfree(buf);
  576. /* disable_peg_cache_all */
  577. /* unreset_net_cache */
  578. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  579. val = NXRD32(adapter, NETXEN_ROMUSB_GLB_SW_RESET);
  580. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, (val & 0xffffff0f));
  581. }
  582. /* p2dn replyCount */
  583. NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0xec, 0x1e);
  584. /* disable_peg_cache 0 */
  585. NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0x4c, 8);
  586. /* disable_peg_cache 1 */
  587. NXWR32(adapter, NETXEN_CRB_PEG_NET_I + 0x4c, 8);
  588. /* peg_clr_all */
  589. /* peg_clr 0 */
  590. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0x8, 0);
  591. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0xc, 0);
  592. /* peg_clr 1 */
  593. NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0x8, 0);
  594. NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0xc, 0);
  595. /* peg_clr 2 */
  596. NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0x8, 0);
  597. NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0xc, 0);
  598. /* peg_clr 3 */
  599. NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0x8, 0);
  600. NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0xc, 0);
  601. return 0;
  602. }
  603. int
  604. netxen_load_firmware(struct netxen_adapter *adapter)
  605. {
  606. u64 *ptr64;
  607. u32 i, flashaddr, size;
  608. const struct firmware *fw = adapter->fw;
  609. if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  610. NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 1);
  611. if (fw) {
  612. __le64 data;
  613. size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
  614. ptr64 = (u64 *)&fw->data[NETXEN_BOOTLD_START];
  615. flashaddr = NETXEN_BOOTLD_START;
  616. for (i = 0; i < size; i++) {
  617. data = cpu_to_le64(ptr64[i]);
  618. adapter->pci_mem_write(adapter, flashaddr, &data, 8);
  619. flashaddr += 8;
  620. }
  621. size = *(u32 *)&fw->data[NX_FW_SIZE_OFFSET];
  622. size = (__force u32)cpu_to_le32(size) / 8;
  623. ptr64 = (u64 *)&fw->data[NETXEN_IMAGE_START];
  624. flashaddr = NETXEN_IMAGE_START;
  625. for (i = 0; i < size; i++) {
  626. data = cpu_to_le64(ptr64[i]);
  627. if (adapter->pci_mem_write(adapter,
  628. flashaddr, &data, 8))
  629. return -EIO;
  630. flashaddr += 8;
  631. }
  632. } else {
  633. u32 data;
  634. size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 4;
  635. flashaddr = NETXEN_BOOTLD_START;
  636. for (i = 0; i < size; i++) {
  637. if (netxen_rom_fast_read(adapter,
  638. flashaddr, (int *)&data) != 0)
  639. return -EIO;
  640. if (adapter->pci_mem_write(adapter,
  641. flashaddr, &data, 4))
  642. return -EIO;
  643. flashaddr += 4;
  644. }
  645. }
  646. msleep(1);
  647. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  648. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0x80001d);
  649. else {
  650. NXWR32(adapter, NETXEN_ROMUSB_GLB_CHIP_CLK_CTRL, 0x3fff);
  651. NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 0);
  652. }
  653. return 0;
  654. }
  655. static int
  656. netxen_validate_firmware(struct netxen_adapter *adapter, const char *fwname)
  657. {
  658. __le32 val;
  659. u32 major, minor, build, ver, min_ver, bios;
  660. struct pci_dev *pdev = adapter->pdev;
  661. const struct firmware *fw = adapter->fw;
  662. if (fw->size < NX_FW_MIN_SIZE)
  663. return -EINVAL;
  664. val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_MAGIC_OFFSET]);
  665. if ((__force u32)val != NETXEN_BDINFO_MAGIC)
  666. return -EINVAL;
  667. val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_VERSION_OFFSET]);
  668. major = (__force u32)val & 0xff;
  669. minor = ((__force u32)val >> 8) & 0xff;
  670. build = (__force u32)val >> 16;
  671. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  672. min_ver = NETXEN_VERSION_CODE(4, 0, 216);
  673. else
  674. min_ver = NETXEN_VERSION_CODE(3, 4, 216);
  675. ver = NETXEN_VERSION_CODE(major, minor, build);
  676. if ((major > _NETXEN_NIC_LINUX_MAJOR) || (ver < min_ver)) {
  677. dev_err(&pdev->dev,
  678. "%s: firmware version %d.%d.%d unsupported\n",
  679. fwname, major, minor, build);
  680. return -EINVAL;
  681. }
  682. val = cpu_to_le32(*(u32 *)&fw->data[NX_BIOS_VERSION_OFFSET]);
  683. netxen_rom_fast_read(adapter, NX_BIOS_VERSION_OFFSET, (int *)&bios);
  684. if ((__force u32)val != bios) {
  685. dev_err(&pdev->dev, "%s: firmware bios is incompatible\n",
  686. fwname);
  687. return -EINVAL;
  688. }
  689. /* check if flashed firmware is newer */
  690. if (netxen_rom_fast_read(adapter,
  691. NX_FW_VERSION_OFFSET, (int *)&val))
  692. return -EIO;
  693. major = (__force u32)val & 0xff;
  694. minor = ((__force u32)val >> 8) & 0xff;
  695. build = (__force u32)val >> 16;
  696. if (NETXEN_VERSION_CODE(major, minor, build) > ver)
  697. return -EINVAL;
  698. NXWR32(adapter, NETXEN_CAM_RAM(0x1fc), NETXEN_BDINFO_MAGIC);
  699. return 0;
  700. }
  701. static char *fw_name[] = { "nxromimg.bin", "nx3fwct.bin", "nx3fwmn.bin" };
  702. void netxen_request_firmware(struct netxen_adapter *adapter)
  703. {
  704. u32 capability, flashed_ver;
  705. int fw_type;
  706. struct pci_dev *pdev = adapter->pdev;
  707. int rc = 0;
  708. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  709. fw_type = NX_P2_MN_ROMIMAGE;
  710. goto request_fw;
  711. } else {
  712. fw_type = NX_P3_CT_ROMIMAGE;
  713. goto request_fw;
  714. }
  715. request_mn:
  716. capability = 0;
  717. netxen_rom_fast_read(adapter,
  718. NX_FW_VERSION_OFFSET, (int *)&flashed_ver);
  719. if (flashed_ver >= NETXEN_VERSION_CODE(4, 0, 220)) {
  720. capability = NXRD32(adapter, NX_PEG_TUNE_CAPABILITY);
  721. if (capability & NX_PEG_TUNE_MN_PRESENT) {
  722. fw_type = NX_P3_MN_ROMIMAGE;
  723. goto request_fw;
  724. }
  725. }
  726. request_fw:
  727. rc = request_firmware(&adapter->fw, fw_name[fw_type], &pdev->dev);
  728. if (rc != 0) {
  729. if (fw_type == NX_P3_CT_ROMIMAGE) {
  730. msleep(1);
  731. goto request_mn;
  732. }
  733. adapter->fw = NULL;
  734. goto done;
  735. }
  736. rc = netxen_validate_firmware(adapter, fw_name[fw_type]);
  737. if (rc != 0) {
  738. release_firmware(adapter->fw);
  739. if (fw_type == NX_P3_CT_ROMIMAGE) {
  740. msleep(1);
  741. goto request_mn;
  742. }
  743. adapter->fw = NULL;
  744. goto done;
  745. }
  746. done:
  747. if (adapter->fw)
  748. dev_info(&pdev->dev, "loading firmware from file %s\n",
  749. fw_name[fw_type]);
  750. else
  751. dev_info(&pdev->dev, "loading firmware from flash\n");
  752. }
  753. void
  754. netxen_release_firmware(struct netxen_adapter *adapter)
  755. {
  756. if (adapter->fw)
  757. release_firmware(adapter->fw);
  758. }
  759. int netxen_initialize_adapter_offload(struct netxen_adapter *adapter)
  760. {
  761. uint64_t addr;
  762. uint32_t hi;
  763. uint32_t lo;
  764. adapter->dummy_dma.addr =
  765. pci_alloc_consistent(adapter->pdev,
  766. NETXEN_HOST_DUMMY_DMA_SIZE,
  767. &adapter->dummy_dma.phys_addr);
  768. if (adapter->dummy_dma.addr == NULL) {
  769. printk("%s: ERROR: Could not allocate dummy DMA memory\n",
  770. __func__);
  771. return -ENOMEM;
  772. }
  773. addr = (uint64_t) adapter->dummy_dma.phys_addr;
  774. hi = (addr >> 32) & 0xffffffff;
  775. lo = addr & 0xffffffff;
  776. NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_HI, hi);
  777. NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_LO, lo);
  778. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  779. uint32_t temp = 0;
  780. NXWR32(adapter, CRB_HOST_DUMMY_BUF, temp);
  781. }
  782. return 0;
  783. }
  784. void netxen_free_adapter_offload(struct netxen_adapter *adapter)
  785. {
  786. int i = 100;
  787. if (!adapter->dummy_dma.addr)
  788. return;
  789. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  790. do {
  791. if (dma_watchdog_shutdown_request(adapter) == 1)
  792. break;
  793. msleep(50);
  794. if (dma_watchdog_shutdown_poll_result(adapter) == 1)
  795. break;
  796. } while (--i);
  797. }
  798. if (i) {
  799. pci_free_consistent(adapter->pdev,
  800. NETXEN_HOST_DUMMY_DMA_SIZE,
  801. adapter->dummy_dma.addr,
  802. adapter->dummy_dma.phys_addr);
  803. adapter->dummy_dma.addr = NULL;
  804. } else {
  805. printk(KERN_ERR "%s: dma_watchdog_shutdown failed\n",
  806. adapter->netdev->name);
  807. }
  808. }
  809. int netxen_phantom_init(struct netxen_adapter *adapter, int pegtune_val)
  810. {
  811. u32 val = 0;
  812. int retries = 60;
  813. if (!pegtune_val) {
  814. do {
  815. val = NXRD32(adapter, CRB_CMDPEG_STATE);
  816. if (val == PHAN_INITIALIZE_COMPLETE ||
  817. val == PHAN_INITIALIZE_ACK)
  818. return 0;
  819. msleep(500);
  820. } while (--retries);
  821. if (!retries) {
  822. pegtune_val = NXRD32(adapter,
  823. NETXEN_ROMUSB_GLB_PEGTUNE_DONE);
  824. printk(KERN_WARNING "netxen_phantom_init: init failed, "
  825. "pegtune_val=%x\n", pegtune_val);
  826. return -1;
  827. }
  828. }
  829. return 0;
  830. }
  831. static int
  832. netxen_receive_peg_ready(struct netxen_adapter *adapter)
  833. {
  834. u32 val = 0;
  835. int retries = 2000;
  836. do {
  837. val = NXRD32(adapter, CRB_RCVPEG_STATE);
  838. if (val == PHAN_PEG_RCV_INITIALIZED)
  839. return 0;
  840. msleep(10);
  841. } while (--retries);
  842. if (!retries) {
  843. printk(KERN_ERR "Receive Peg initialization not "
  844. "complete, state: 0x%x.\n", val);
  845. return -EIO;
  846. }
  847. return 0;
  848. }
  849. int netxen_init_firmware(struct netxen_adapter *adapter)
  850. {
  851. int err;
  852. err = netxen_receive_peg_ready(adapter);
  853. if (err)
  854. return err;
  855. NXWR32(adapter, CRB_NIC_CAPABILITIES_HOST, INTR_SCHEME_PERPORT);
  856. NXWR32(adapter, CRB_NIC_MSI_MODE_HOST, MSI_MODE_MULTIFUNC);
  857. NXWR32(adapter, CRB_MPORT_MODE, MPORT_MULTI_FUNCTION_MODE);
  858. NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_ACK);
  859. if (adapter->fw_version >= NETXEN_VERSION_CODE(4, 0, 222)) {
  860. adapter->capabilities = NXRD32(adapter, CRB_FW_CAPABILITIES_1);
  861. }
  862. return err;
  863. }
  864. static void
  865. netxen_handle_linkevent(struct netxen_adapter *adapter, nx_fw_msg_t *msg)
  866. {
  867. u32 cable_OUI;
  868. u16 cable_len;
  869. u16 link_speed;
  870. u8 link_status, module, duplex, autoneg;
  871. struct net_device *netdev = adapter->netdev;
  872. adapter->has_link_events = 1;
  873. cable_OUI = msg->body[1] & 0xffffffff;
  874. cable_len = (msg->body[1] >> 32) & 0xffff;
  875. link_speed = (msg->body[1] >> 48) & 0xffff;
  876. link_status = msg->body[2] & 0xff;
  877. duplex = (msg->body[2] >> 16) & 0xff;
  878. autoneg = (msg->body[2] >> 24) & 0xff;
  879. module = (msg->body[2] >> 8) & 0xff;
  880. if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLE) {
  881. printk(KERN_INFO "%s: unsupported cable: OUI 0x%x, length %d\n",
  882. netdev->name, cable_OUI, cable_len);
  883. } else if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLELEN) {
  884. printk(KERN_INFO "%s: unsupported cable length %d\n",
  885. netdev->name, cable_len);
  886. }
  887. netxen_advert_link_change(adapter, link_status);
  888. /* update link parameters */
  889. if (duplex == LINKEVENT_FULL_DUPLEX)
  890. adapter->link_duplex = DUPLEX_FULL;
  891. else
  892. adapter->link_duplex = DUPLEX_HALF;
  893. adapter->module_type = module;
  894. adapter->link_autoneg = autoneg;
  895. adapter->link_speed = link_speed;
  896. }
  897. static void
  898. netxen_handle_fw_message(int desc_cnt, int index,
  899. struct nx_host_sds_ring *sds_ring)
  900. {
  901. nx_fw_msg_t msg;
  902. struct status_desc *desc;
  903. int i = 0, opcode;
  904. while (desc_cnt > 0 && i < 8) {
  905. desc = &sds_ring->desc_head[index];
  906. msg.words[i++] = le64_to_cpu(desc->status_desc_data[0]);
  907. msg.words[i++] = le64_to_cpu(desc->status_desc_data[1]);
  908. index = get_next_index(index, sds_ring->num_desc);
  909. desc_cnt--;
  910. }
  911. opcode = netxen_get_nic_msg_opcode(msg.body[0]);
  912. switch (opcode) {
  913. case NX_NIC_C2H_OPCODE_GET_LINKEVENT_RESPONSE:
  914. netxen_handle_linkevent(sds_ring->adapter, &msg);
  915. break;
  916. default:
  917. break;
  918. }
  919. }
  920. static int
  921. netxen_alloc_rx_skb(struct netxen_adapter *adapter,
  922. struct nx_host_rds_ring *rds_ring,
  923. struct netxen_rx_buffer *buffer)
  924. {
  925. struct sk_buff *skb;
  926. dma_addr_t dma;
  927. struct pci_dev *pdev = adapter->pdev;
  928. buffer->skb = dev_alloc_skb(rds_ring->skb_size);
  929. if (!buffer->skb)
  930. return 1;
  931. skb = buffer->skb;
  932. if (!adapter->ahw.cut_through)
  933. skb_reserve(skb, 2);
  934. dma = pci_map_single(pdev, skb->data,
  935. rds_ring->dma_size, PCI_DMA_FROMDEVICE);
  936. if (pci_dma_mapping_error(pdev, dma)) {
  937. dev_kfree_skb_any(skb);
  938. buffer->skb = NULL;
  939. return 1;
  940. }
  941. buffer->skb = skb;
  942. buffer->dma = dma;
  943. buffer->state = NETXEN_BUFFER_BUSY;
  944. return 0;
  945. }
  946. static struct sk_buff *netxen_process_rxbuf(struct netxen_adapter *adapter,
  947. struct nx_host_rds_ring *rds_ring, u16 index, u16 cksum)
  948. {
  949. struct netxen_rx_buffer *buffer;
  950. struct sk_buff *skb;
  951. buffer = &rds_ring->rx_buf_arr[index];
  952. pci_unmap_single(adapter->pdev, buffer->dma, rds_ring->dma_size,
  953. PCI_DMA_FROMDEVICE);
  954. skb = buffer->skb;
  955. if (!skb)
  956. goto no_skb;
  957. if (likely(adapter->rx_csum && cksum == STATUS_CKSUM_OK)) {
  958. adapter->stats.csummed++;
  959. skb->ip_summed = CHECKSUM_UNNECESSARY;
  960. } else
  961. skb->ip_summed = CHECKSUM_NONE;
  962. skb->dev = adapter->netdev;
  963. buffer->skb = NULL;
  964. no_skb:
  965. buffer->state = NETXEN_BUFFER_FREE;
  966. return skb;
  967. }
  968. static struct netxen_rx_buffer *
  969. netxen_process_rcv(struct netxen_adapter *adapter,
  970. int ring, int index, int length, int cksum, int pkt_offset,
  971. struct nx_host_sds_ring *sds_ring)
  972. {
  973. struct net_device *netdev = adapter->netdev;
  974. struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
  975. struct netxen_rx_buffer *buffer;
  976. struct sk_buff *skb;
  977. struct nx_host_rds_ring *rds_ring = &recv_ctx->rds_rings[ring];
  978. if (unlikely(index > rds_ring->num_desc))
  979. return NULL;
  980. buffer = &rds_ring->rx_buf_arr[index];
  981. skb = netxen_process_rxbuf(adapter, rds_ring, index, cksum);
  982. if (!skb)
  983. return buffer;
  984. if (length > rds_ring->skb_size)
  985. skb_put(skb, rds_ring->skb_size);
  986. else
  987. skb_put(skb, length);
  988. if (pkt_offset)
  989. skb_pull(skb, pkt_offset);
  990. skb->protocol = eth_type_trans(skb, netdev);
  991. napi_gro_receive(&sds_ring->napi, skb);
  992. adapter->stats.no_rcv++;
  993. adapter->stats.rxbytes += length;
  994. return buffer;
  995. }
  996. #define netxen_merge_rx_buffers(list, head) \
  997. do { list_splice_tail_init(list, head); } while (0);
  998. int
  999. netxen_process_rcv_ring(struct nx_host_sds_ring *sds_ring, int max)
  1000. {
  1001. struct netxen_adapter *adapter = sds_ring->adapter;
  1002. struct list_head *cur;
  1003. struct status_desc *desc;
  1004. struct netxen_rx_buffer *rxbuf;
  1005. u32 consumer = sds_ring->consumer;
  1006. int count = 0;
  1007. u64 sts_data;
  1008. int opcode, ring, index, length, cksum, pkt_offset, desc_cnt;
  1009. while (count < max) {
  1010. desc = &sds_ring->desc_head[consumer];
  1011. sts_data = le64_to_cpu(desc->status_desc_data[0]);
  1012. if (!(sts_data & STATUS_OWNER_HOST))
  1013. break;
  1014. desc_cnt = netxen_get_sts_desc_cnt(sts_data);
  1015. ring = netxen_get_sts_type(sts_data);
  1016. if (ring > RCV_RING_JUMBO)
  1017. goto skip;
  1018. opcode = netxen_get_sts_opcode(sts_data);
  1019. switch (opcode) {
  1020. case NETXEN_NIC_RXPKT_DESC:
  1021. case NETXEN_OLD_RXPKT_DESC:
  1022. break;
  1023. case NETXEN_NIC_RESPONSE_DESC:
  1024. netxen_handle_fw_message(desc_cnt, consumer, sds_ring);
  1025. default:
  1026. goto skip;
  1027. }
  1028. WARN_ON(desc_cnt > 1);
  1029. index = netxen_get_sts_refhandle(sts_data);
  1030. length = netxen_get_sts_totallength(sts_data);
  1031. cksum = netxen_get_sts_status(sts_data);
  1032. pkt_offset = netxen_get_sts_pkt_offset(sts_data);
  1033. rxbuf = netxen_process_rcv(adapter, ring, index,
  1034. length, cksum, pkt_offset, sds_ring);
  1035. if (rxbuf)
  1036. list_add_tail(&rxbuf->list, &sds_ring->free_list[ring]);
  1037. skip:
  1038. for (; desc_cnt > 0; desc_cnt--) {
  1039. desc = &sds_ring->desc_head[consumer];
  1040. desc->status_desc_data[0] =
  1041. cpu_to_le64(STATUS_OWNER_PHANTOM);
  1042. consumer = get_next_index(consumer, sds_ring->num_desc);
  1043. }
  1044. count++;
  1045. }
  1046. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  1047. struct nx_host_rds_ring *rds_ring =
  1048. &adapter->recv_ctx.rds_rings[ring];
  1049. if (!list_empty(&sds_ring->free_list[ring])) {
  1050. list_for_each(cur, &sds_ring->free_list[ring]) {
  1051. rxbuf = list_entry(cur,
  1052. struct netxen_rx_buffer, list);
  1053. netxen_alloc_rx_skb(adapter, rds_ring, rxbuf);
  1054. }
  1055. spin_lock(&rds_ring->lock);
  1056. netxen_merge_rx_buffers(&sds_ring->free_list[ring],
  1057. &rds_ring->free_list);
  1058. spin_unlock(&rds_ring->lock);
  1059. }
  1060. netxen_post_rx_buffers_nodb(adapter, rds_ring);
  1061. }
  1062. if (count) {
  1063. sds_ring->consumer = consumer;
  1064. NXWR32(adapter, sds_ring->crb_sts_consumer, consumer);
  1065. }
  1066. return count;
  1067. }
  1068. /* Process Command status ring */
  1069. int netxen_process_cmd_ring(struct netxen_adapter *adapter)
  1070. {
  1071. u32 sw_consumer, hw_consumer;
  1072. int count = 0, i;
  1073. struct netxen_cmd_buffer *buffer;
  1074. struct pci_dev *pdev = adapter->pdev;
  1075. struct net_device *netdev = adapter->netdev;
  1076. struct netxen_skb_frag *frag;
  1077. int done = 0;
  1078. struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
  1079. if (!spin_trylock(&adapter->tx_clean_lock))
  1080. return 1;
  1081. sw_consumer = tx_ring->sw_consumer;
  1082. hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
  1083. while (sw_consumer != hw_consumer) {
  1084. buffer = &tx_ring->cmd_buf_arr[sw_consumer];
  1085. if (buffer->skb) {
  1086. frag = &buffer->frag_array[0];
  1087. pci_unmap_single(pdev, frag->dma, frag->length,
  1088. PCI_DMA_TODEVICE);
  1089. frag->dma = 0ULL;
  1090. for (i = 1; i < buffer->frag_count; i++) {
  1091. frag++; /* Get the next frag */
  1092. pci_unmap_page(pdev, frag->dma, frag->length,
  1093. PCI_DMA_TODEVICE);
  1094. frag->dma = 0ULL;
  1095. }
  1096. adapter->stats.xmitfinished++;
  1097. dev_kfree_skb_any(buffer->skb);
  1098. buffer->skb = NULL;
  1099. }
  1100. sw_consumer = get_next_index(sw_consumer, tx_ring->num_desc);
  1101. if (++count >= MAX_STATUS_HANDLE)
  1102. break;
  1103. }
  1104. if (count && netif_running(netdev)) {
  1105. tx_ring->sw_consumer = sw_consumer;
  1106. smp_mb();
  1107. if (netif_queue_stopped(netdev) && netif_carrier_ok(netdev)) {
  1108. netif_tx_lock(netdev);
  1109. if (netxen_tx_avail(tx_ring) > TX_STOP_THRESH)
  1110. netif_wake_queue(netdev);
  1111. netif_tx_unlock(netdev);
  1112. }
  1113. }
  1114. /*
  1115. * If everything is freed up to consumer then check if the ring is full
  1116. * If the ring is full then check if more needs to be freed and
  1117. * schedule the call back again.
  1118. *
  1119. * This happens when there are 2 CPUs. One could be freeing and the
  1120. * other filling it. If the ring is full when we get out of here and
  1121. * the card has already interrupted the host then the host can miss the
  1122. * interrupt.
  1123. *
  1124. * There is still a possible race condition and the host could miss an
  1125. * interrupt. The card has to take care of this.
  1126. */
  1127. hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
  1128. done = (sw_consumer == hw_consumer);
  1129. spin_unlock(&adapter->tx_clean_lock);
  1130. return (done);
  1131. }
  1132. void
  1133. netxen_post_rx_buffers(struct netxen_adapter *adapter, u32 ringid,
  1134. struct nx_host_rds_ring *rds_ring)
  1135. {
  1136. struct rcv_desc *pdesc;
  1137. struct netxen_rx_buffer *buffer;
  1138. int producer, count = 0;
  1139. netxen_ctx_msg msg = 0;
  1140. struct list_head *head;
  1141. producer = rds_ring->producer;
  1142. spin_lock(&rds_ring->lock);
  1143. head = &rds_ring->free_list;
  1144. while (!list_empty(head)) {
  1145. buffer = list_entry(head->next, struct netxen_rx_buffer, list);
  1146. if (!buffer->skb) {
  1147. if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
  1148. break;
  1149. }
  1150. count++;
  1151. list_del(&buffer->list);
  1152. /* make a rcv descriptor */
  1153. pdesc = &rds_ring->desc_head[producer];
  1154. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1155. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1156. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1157. producer = get_next_index(producer, rds_ring->num_desc);
  1158. }
  1159. spin_unlock(&rds_ring->lock);
  1160. if (count) {
  1161. rds_ring->producer = producer;
  1162. NXWR32(adapter, rds_ring->crb_rcv_producer,
  1163. (producer-1) & (rds_ring->num_desc-1));
  1164. if (adapter->fw_major < 4) {
  1165. /*
  1166. * Write a doorbell msg to tell phanmon of change in
  1167. * receive ring producer
  1168. * Only for firmware version < 4.0.0
  1169. */
  1170. netxen_set_msg_peg_id(msg, NETXEN_RCV_PEG_DB_ID);
  1171. netxen_set_msg_privid(msg);
  1172. netxen_set_msg_count(msg,
  1173. ((producer - 1) &
  1174. (rds_ring->num_desc - 1)));
  1175. netxen_set_msg_ctxid(msg, adapter->portnum);
  1176. netxen_set_msg_opcode(msg, NETXEN_RCV_PRODUCER(ringid));
  1177. writel(msg,
  1178. DB_NORMALIZE(adapter,
  1179. NETXEN_RCV_PRODUCER_OFFSET));
  1180. }
  1181. }
  1182. }
  1183. static void
  1184. netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  1185. struct nx_host_rds_ring *rds_ring)
  1186. {
  1187. struct rcv_desc *pdesc;
  1188. struct netxen_rx_buffer *buffer;
  1189. int producer, count = 0;
  1190. struct list_head *head;
  1191. producer = rds_ring->producer;
  1192. if (!spin_trylock(&rds_ring->lock))
  1193. return;
  1194. head = &rds_ring->free_list;
  1195. while (!list_empty(head)) {
  1196. buffer = list_entry(head->next, struct netxen_rx_buffer, list);
  1197. if (!buffer->skb) {
  1198. if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
  1199. break;
  1200. }
  1201. count++;
  1202. list_del(&buffer->list);
  1203. /* make a rcv descriptor */
  1204. pdesc = &rds_ring->desc_head[producer];
  1205. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1206. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1207. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1208. producer = get_next_index(producer, rds_ring->num_desc);
  1209. }
  1210. if (count) {
  1211. rds_ring->producer = producer;
  1212. NXWR32(adapter, rds_ring->crb_rcv_producer,
  1213. (producer - 1) & (rds_ring->num_desc - 1));
  1214. }
  1215. spin_unlock(&rds_ring->lock);
  1216. }
  1217. void netxen_nic_clear_stats(struct netxen_adapter *adapter)
  1218. {
  1219. memset(&adapter->stats, 0, sizeof(adapter->stats));
  1220. return;
  1221. }