ab8500.h 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153
  1. /*
  2. * Copyright (C) ST-Ericsson SA 2010
  3. *
  4. * License Terms: GNU General Public License v2
  5. * Author: Srinidhi Kasagar <srinidhi.kasagar@stericsson.com>
  6. */
  7. #ifndef MFD_AB8500_H
  8. #define MFD_AB8500_H
  9. #include <linux/device.h>
  10. /*
  11. * AB8500 bank addresses
  12. */
  13. #define AB8500_SYS_CTRL1_BLOCK 0x1
  14. #define AB8500_SYS_CTRL2_BLOCK 0x2
  15. #define AB8500_REGU_CTRL1 0x3
  16. #define AB8500_REGU_CTRL2 0x4
  17. #define AB8500_USB 0x5
  18. #define AB8500_TVOUT 0x6
  19. #define AB8500_DBI 0x7
  20. #define AB8500_ECI_AV_ACC 0x8
  21. #define AB8500_RESERVED 0x9
  22. #define AB8500_GPADC 0xA
  23. #define AB8500_CHARGER 0xB
  24. #define AB8500_GAS_GAUGE 0xC
  25. #define AB8500_AUDIO 0xD
  26. #define AB8500_INTERRUPT 0xE
  27. #define AB8500_RTC 0xF
  28. #define AB8500_MISC 0x10
  29. #define AB8500_DEBUG 0x12
  30. #define AB8500_PROD_TEST 0x13
  31. #define AB8500_OTP_EMUL 0x15
  32. /*
  33. * Interrupts
  34. */
  35. #define AB8500_INT_MAIN_EXT_CH_NOT_OK 0
  36. #define AB8500_INT_UN_PLUG_TV_DET 1
  37. #define AB8500_INT_PLUG_TV_DET 2
  38. #define AB8500_INT_TEMP_WARM 3
  39. #define AB8500_INT_PON_KEY2DB_F 4
  40. #define AB8500_INT_PON_KEY2DB_R 5
  41. #define AB8500_INT_PON_KEY1DB_F 6
  42. #define AB8500_INT_PON_KEY1DB_R 7
  43. #define AB8500_INT_BATT_OVV 8
  44. #define AB8500_INT_MAIN_CH_UNPLUG_DET 10
  45. #define AB8500_INT_MAIN_CH_PLUG_DET 11
  46. #define AB8500_INT_USB_ID_DET_F 12
  47. #define AB8500_INT_USB_ID_DET_R 13
  48. #define AB8500_INT_VBUS_DET_F 14
  49. #define AB8500_INT_VBUS_DET_R 15
  50. #define AB8500_INT_VBUS_CH_DROP_END 16
  51. #define AB8500_INT_RTC_60S 17
  52. #define AB8500_INT_RTC_ALARM 18
  53. #define AB8500_INT_BAT_CTRL_INDB 20
  54. #define AB8500_INT_CH_WD_EXP 21
  55. #define AB8500_INT_VBUS_OVV 22
  56. #define AB8500_INT_MAIN_CH_DROP_END 23
  57. #define AB8500_INT_CCN_CONV_ACC 24
  58. #define AB8500_INT_INT_AUD 25
  59. #define AB8500_INT_CCEOC 26
  60. #define AB8500_INT_CC_INT_CALIB 27
  61. #define AB8500_INT_LOW_BAT_F 28
  62. #define AB8500_INT_LOW_BAT_R 29
  63. #define AB8500_INT_BUP_CHG_NOT_OK 30
  64. #define AB8500_INT_BUP_CHG_OK 31
  65. #define AB8500_INT_GP_HW_ADC_CONV_END 32
  66. #define AB8500_INT_ACC_DETECT_1DB_F 33
  67. #define AB8500_INT_ACC_DETECT_1DB_R 34
  68. #define AB8500_INT_ACC_DETECT_22DB_F 35
  69. #define AB8500_INT_ACC_DETECT_22DB_R 36
  70. #define AB8500_INT_ACC_DETECT_21DB_F 37
  71. #define AB8500_INT_ACC_DETECT_21DB_R 38
  72. #define AB8500_INT_GP_SW_ADC_CONV_END 39
  73. #define AB8500_INT_BTEMP_LOW 72
  74. #define AB8500_INT_BTEMP_LOW_MEDIUM 73
  75. #define AB8500_INT_BTEMP_MEDIUM_HIGH 74
  76. #define AB8500_INT_BTEMP_HIGH 75
  77. #define AB8500_INT_USB_CHARGER_NOT_OK 81
  78. #define AB8500_INT_ID_WAKEUP_R 82
  79. #define AB8500_INT_ID_DET_R1R 84
  80. #define AB8500_INT_ID_DET_R2R 85
  81. #define AB8500_INT_ID_DET_R3R 86
  82. #define AB8500_INT_ID_DET_R4R 87
  83. #define AB8500_INT_ID_WAKEUP_F 88
  84. #define AB8500_INT_ID_DET_R1F 90
  85. #define AB8500_INT_ID_DET_R2F 91
  86. #define AB8500_INT_ID_DET_R3F 92
  87. #define AB8500_INT_ID_DET_R4F 93
  88. #define AB8500_INT_USB_CHG_DET_DONE 94
  89. #define AB8500_INT_USB_CH_TH_PROT_F 96
  90. #define AB8500_INT_USB_CH_TH_PROP_R 97
  91. #define AB8500_INT_MAIN_CH_TH_PROP_F 98
  92. #define AB8500_INT_MAIN_CH_TH_PROT_R 99
  93. #define AB8500_INT_USB_CHARGER_NOT_OKF 103
  94. #define AB8500_NR_IRQS 104
  95. #define AB8500_NUM_IRQ_REGS 13
  96. /**
  97. * struct ab8500 - ab8500 internal structure
  98. * @dev: parent device
  99. * @lock: read/write operations lock
  100. * @irq_lock: genirq bus lock
  101. * @revision: chip revision
  102. * @irq: irq line
  103. * @write: register write
  104. * @read: register read
  105. * @rx_buf: rx buf for SPI
  106. * @tx_buf: tx buf for SPI
  107. * @mask: cache of IRQ regs for bus lock
  108. * @oldmask: cache of previous IRQ regs for bus lock
  109. */
  110. struct ab8500 {
  111. struct device *dev;
  112. struct mutex lock;
  113. struct mutex irq_lock;
  114. int revision;
  115. int irq_base;
  116. int irq;
  117. u8 chip_id;
  118. int (*write) (struct ab8500 *a8500, u16 addr, u8 data);
  119. int (*read) (struct ab8500 *a8500, u16 addr);
  120. unsigned long tx_buf[4];
  121. unsigned long rx_buf[4];
  122. u8 mask[AB8500_NUM_IRQ_REGS];
  123. u8 oldmask[AB8500_NUM_IRQ_REGS];
  124. };
  125. struct regulator_init_data;
  126. /**
  127. * struct ab8500_platform_data - AB8500 platform data
  128. * @irq_base: start of AB8500 IRQs, AB8500_NR_IRQS will be used
  129. * @init: board-specific initialization after detection of ab8500
  130. * @regulator: machine-specific constraints for regulators
  131. */
  132. struct ab8500_platform_data {
  133. int irq_base;
  134. void (*init) (struct ab8500 *);
  135. int num_regulator;
  136. struct regulator_init_data *regulator;
  137. };
  138. extern int __devinit ab8500_init(struct ab8500 *ab8500);
  139. extern int __devexit ab8500_exit(struct ab8500 *ab8500);
  140. #endif /* MFD_AB8500_H */