reboot.c 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. /*
  2. * arch/blackfin/kernel/reboot.c - handle shutdown/reboot
  3. *
  4. * Copyright 2004-2007 Analog Devices Inc.
  5. *
  6. * Licensed under the GPL-2 or later.
  7. */
  8. #include <linux/interrupt.h>
  9. #include <asm/bfin-global.h>
  10. #include <asm/reboot.h>
  11. #include <asm/system.h>
  12. #include <asm/bfrom.h>
  13. /* A system soft reset makes external memory unusable so force
  14. * this function into L1. We use the compiler ssync here rather
  15. * than SSYNC() because it's safe (no interrupts and such) and
  16. * we save some L1. We do not need to force sanity in the SYSCR
  17. * register as the BMODE selection bit is cleared by the soft
  18. * reset while the Core B bit (on dual core parts) is cleared by
  19. * the core reset.
  20. */
  21. __attribute__((l1_text))
  22. static void _bfin_reset(void)
  23. {
  24. /* Wait for completion of "system" events such as cache line
  25. * line fills so that we avoid infinite stalls later on as
  26. * much as possible. This code is in L1, so it won't trigger
  27. * any such event after this point in time.
  28. */
  29. __builtin_bfin_ssync();
  30. while (1) {
  31. /* Initiate System software reset. */
  32. bfin_write_SWRST(0x7);
  33. /* Due to the way reset is handled in the hardware, we need
  34. * to delay for 10 SCLKS. The only reliable way to do this is
  35. * to calculate the CCLK/SCLK ratio and multiply 10. For now,
  36. * we'll assume worse case which is a 1:15 ratio.
  37. */
  38. asm(
  39. "LSETUP (1f, 1f) LC0 = %0\n"
  40. "1: nop;"
  41. :
  42. : "a" (15 * 10)
  43. : "LC0", "LB0", "LT0"
  44. );
  45. /* Clear System software reset */
  46. bfin_write_SWRST(0);
  47. /* Wait for the SWRST write to complete. Cannot rely on SSYNC
  48. * though as the System state is all reset now.
  49. */
  50. asm(
  51. "LSETUP (1f, 1f) LC1 = %0\n"
  52. "1: nop;"
  53. :
  54. : "a" (15 * 1)
  55. : "LC1", "LB1", "LT1"
  56. );
  57. /* Issue core reset */
  58. asm("raise 1");
  59. }
  60. }
  61. static void bfin_reset(void)
  62. {
  63. if (ANOMALY_05000353 || ANOMALY_05000386)
  64. _bfin_reset();
  65. else
  66. /* the bootrom checks to see how it was reset and will
  67. * automatically perform a software reset for us when
  68. * it starts executing boot
  69. */
  70. asm("raise 1;");
  71. }
  72. __attribute__((weak))
  73. void native_machine_restart(char *cmd)
  74. {
  75. }
  76. void machine_restart(char *cmd)
  77. {
  78. native_machine_restart(cmd);
  79. local_irq_disable();
  80. if (smp_processor_id())
  81. smp_call_function((void *)bfin_reset, 0, 1);
  82. else
  83. bfin_reset();
  84. }
  85. __attribute__((weak))
  86. void native_machine_halt(void)
  87. {
  88. idle_with_irq_disabled();
  89. }
  90. void machine_halt(void)
  91. {
  92. native_machine_halt();
  93. }
  94. __attribute__((weak))
  95. void native_machine_power_off(void)
  96. {
  97. idle_with_irq_disabled();
  98. }
  99. void machine_power_off(void)
  100. {
  101. native_machine_power_off();
  102. }