corgi_ssp.c 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276
  1. /*
  2. * SSP control code for Sharp Corgi devices
  3. *
  4. * Copyright (c) 2004-2005 Richard Purdie
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. *
  10. */
  11. #include <linux/module.h>
  12. #include <linux/init.h>
  13. #include <linux/kernel.h>
  14. #include <linux/sched.h>
  15. #include <linux/slab.h>
  16. #include <linux/delay.h>
  17. #include <linux/platform_device.h>
  18. #include <mach/hardware.h>
  19. #include <asm/mach-types.h>
  20. #include <mach/ssp.h>
  21. #include <mach/pxa-regs.h>
  22. #include <mach/pxa2xx-gpio.h>
  23. #include <mach/regs-ssp.h>
  24. #include "sharpsl.h"
  25. static DEFINE_SPINLOCK(corgi_ssp_lock);
  26. static struct ssp_dev corgi_ssp_dev;
  27. static struct ssp_state corgi_ssp_state;
  28. static struct corgissp_machinfo *ssp_machinfo;
  29. /*
  30. * There are three devices connected to the SSP interface:
  31. * 1. A touchscreen controller (TI ADS7846 compatible)
  32. * 2. An LCD controller (with some Backlight functionality)
  33. * 3. A battery monitoring IC (Maxim MAX1111)
  34. *
  35. * Each device uses a different speed/mode of communication.
  36. *
  37. * The touchscreen is very sensitive and the most frequently used
  38. * so the port is left configured for this.
  39. *
  40. * Devices are selected using Chip Selects on GPIOs.
  41. */
  42. /*
  43. * ADS7846 Routines
  44. */
  45. unsigned long corgi_ssp_ads7846_putget(ulong data)
  46. {
  47. unsigned long flag;
  48. u32 ret = 0;
  49. spin_lock_irqsave(&corgi_ssp_lock, flag);
  50. if (ssp_machinfo->cs_ads7846 >= 0)
  51. GPCR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  52. ssp_write_word(&corgi_ssp_dev,data);
  53. ssp_read_word(&corgi_ssp_dev, &ret);
  54. if (ssp_machinfo->cs_ads7846 >= 0)
  55. GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  56. spin_unlock_irqrestore(&corgi_ssp_lock, flag);
  57. return ret;
  58. }
  59. /*
  60. * NOTE: These functions should always be called in interrupt context
  61. * and use the _lock and _unlock functions. They are very time sensitive.
  62. */
  63. void corgi_ssp_ads7846_lock(void)
  64. {
  65. spin_lock(&corgi_ssp_lock);
  66. if (ssp_machinfo->cs_ads7846 >= 0)
  67. GPCR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  68. }
  69. void corgi_ssp_ads7846_unlock(void)
  70. {
  71. if (ssp_machinfo->cs_ads7846 >= 0)
  72. GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  73. spin_unlock(&corgi_ssp_lock);
  74. }
  75. void corgi_ssp_ads7846_put(ulong data)
  76. {
  77. ssp_write_word(&corgi_ssp_dev,data);
  78. }
  79. unsigned long corgi_ssp_ads7846_get(void)
  80. {
  81. u32 ret = 0;
  82. ssp_read_word(&corgi_ssp_dev, &ret);
  83. return ret;
  84. }
  85. EXPORT_SYMBOL(corgi_ssp_ads7846_putget);
  86. EXPORT_SYMBOL(corgi_ssp_ads7846_lock);
  87. EXPORT_SYMBOL(corgi_ssp_ads7846_unlock);
  88. EXPORT_SYMBOL(corgi_ssp_ads7846_put);
  89. EXPORT_SYMBOL(corgi_ssp_ads7846_get);
  90. /*
  91. * LCD/Backlight Routines
  92. */
  93. unsigned long corgi_ssp_dac_put(ulong data)
  94. {
  95. unsigned long flag, sscr1 = SSCR1_SPH;
  96. u32 tmp;
  97. spin_lock_irqsave(&corgi_ssp_lock, flag);
  98. if (machine_is_spitz() || machine_is_akita() || machine_is_borzoi())
  99. sscr1 = 0;
  100. ssp_disable(&corgi_ssp_dev);
  101. ssp_config(&corgi_ssp_dev, (SSCR0_Motorola | (SSCR0_DSS & 0x07 )), sscr1, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_lcdcon));
  102. ssp_enable(&corgi_ssp_dev);
  103. if (ssp_machinfo->cs_lcdcon >= 0)
  104. GPCR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon);
  105. ssp_write_word(&corgi_ssp_dev,data);
  106. /* Read null data back from device to prevent SSP overflow */
  107. ssp_read_word(&corgi_ssp_dev, &tmp);
  108. if (ssp_machinfo->cs_lcdcon >= 0)
  109. GPSR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon);
  110. ssp_disable(&corgi_ssp_dev);
  111. ssp_config(&corgi_ssp_dev, (SSCR0_National | (SSCR0_DSS & 0x0b )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_ads7846));
  112. ssp_enable(&corgi_ssp_dev);
  113. spin_unlock_irqrestore(&corgi_ssp_lock, flag);
  114. return 0;
  115. }
  116. void corgi_ssp_lcdtg_send(u8 adrs, u8 data)
  117. {
  118. corgi_ssp_dac_put(((adrs & 0x07) << 5) | (data & 0x1f));
  119. }
  120. void corgi_ssp_blduty_set(int duty)
  121. {
  122. corgi_ssp_lcdtg_send(0x02,duty);
  123. }
  124. EXPORT_SYMBOL(corgi_ssp_lcdtg_send);
  125. EXPORT_SYMBOL(corgi_ssp_blduty_set);
  126. /*
  127. * Max1111 Routines
  128. */
  129. int corgi_ssp_max1111_get(ulong data)
  130. {
  131. unsigned long flag;
  132. long voltage = 0, voltage1 = 0, voltage2 = 0;
  133. spin_lock_irqsave(&corgi_ssp_lock, flag);
  134. if (ssp_machinfo->cs_max1111 >= 0)
  135. GPCR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111);
  136. ssp_disable(&corgi_ssp_dev);
  137. ssp_config(&corgi_ssp_dev, (SSCR0_Motorola | (SSCR0_DSS & 0x07 )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_max1111));
  138. ssp_enable(&corgi_ssp_dev);
  139. udelay(1);
  140. /* TB1/RB1 */
  141. ssp_write_word(&corgi_ssp_dev,data);
  142. ssp_read_word(&corgi_ssp_dev, (u32*)&voltage1); /* null read */
  143. /* TB12/RB2 */
  144. ssp_write_word(&corgi_ssp_dev,0);
  145. ssp_read_word(&corgi_ssp_dev, (u32*)&voltage1);
  146. /* TB13/RB3*/
  147. ssp_write_word(&corgi_ssp_dev,0);
  148. ssp_read_word(&corgi_ssp_dev, (u32*)&voltage2);
  149. ssp_disable(&corgi_ssp_dev);
  150. ssp_config(&corgi_ssp_dev, (SSCR0_National | (SSCR0_DSS & 0x0b )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_ads7846));
  151. ssp_enable(&corgi_ssp_dev);
  152. if (ssp_machinfo->cs_max1111 >= 0)
  153. GPSR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111);
  154. spin_unlock_irqrestore(&corgi_ssp_lock, flag);
  155. if (voltage1 & 0xc0 || voltage2 & 0x3f)
  156. voltage = -1;
  157. else
  158. voltage = ((voltage1 << 2) & 0xfc) | ((voltage2 >> 6) & 0x03);
  159. return voltage;
  160. }
  161. EXPORT_SYMBOL(corgi_ssp_max1111_get);
  162. /*
  163. * Support Routines
  164. */
  165. void __init corgi_ssp_set_machinfo(struct corgissp_machinfo *machinfo)
  166. {
  167. ssp_machinfo = machinfo;
  168. }
  169. static int __init corgi_ssp_probe(struct platform_device *dev)
  170. {
  171. int ret;
  172. /* Chip Select - Disable All */
  173. if (ssp_machinfo->cs_lcdcon >= 0)
  174. pxa_gpio_mode(ssp_machinfo->cs_lcdcon | GPIO_OUT | GPIO_DFLT_HIGH);
  175. if (ssp_machinfo->cs_max1111 >= 0)
  176. pxa_gpio_mode(ssp_machinfo->cs_max1111 | GPIO_OUT | GPIO_DFLT_HIGH);
  177. if (ssp_machinfo->cs_ads7846 >= 0)
  178. pxa_gpio_mode(ssp_machinfo->cs_ads7846 | GPIO_OUT | GPIO_DFLT_HIGH);
  179. ret = ssp_init(&corgi_ssp_dev, ssp_machinfo->port, 0);
  180. if (ret)
  181. printk(KERN_ERR "Unable to register SSP handler!\n");
  182. else {
  183. ssp_disable(&corgi_ssp_dev);
  184. ssp_config(&corgi_ssp_dev, (SSCR0_National | (SSCR0_DSS & 0x0b )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_ads7846));
  185. ssp_enable(&corgi_ssp_dev);
  186. }
  187. return ret;
  188. }
  189. static int corgi_ssp_remove(struct platform_device *dev)
  190. {
  191. ssp_exit(&corgi_ssp_dev);
  192. return 0;
  193. }
  194. static int corgi_ssp_suspend(struct platform_device *dev, pm_message_t state)
  195. {
  196. ssp_flush(&corgi_ssp_dev);
  197. ssp_save_state(&corgi_ssp_dev,&corgi_ssp_state);
  198. return 0;
  199. }
  200. static int corgi_ssp_resume(struct platform_device *dev)
  201. {
  202. if (ssp_machinfo->cs_lcdcon >= 0)
  203. GPSR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon); /* High - Disable LCD Control/Timing Gen */
  204. if (ssp_machinfo->cs_max1111 >= 0)
  205. GPSR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111); /* High - Disable MAX1111*/
  206. if (ssp_machinfo->cs_ads7846 >= 0)
  207. GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846); /* High - Disable ADS7846*/
  208. ssp_restore_state(&corgi_ssp_dev,&corgi_ssp_state);
  209. ssp_enable(&corgi_ssp_dev);
  210. return 0;
  211. }
  212. static struct platform_driver corgissp_driver = {
  213. .probe = corgi_ssp_probe,
  214. .remove = corgi_ssp_remove,
  215. .suspend = corgi_ssp_suspend,
  216. .resume = corgi_ssp_resume,
  217. .driver = {
  218. .name = "corgi-ssp",
  219. },
  220. };
  221. int __init corgi_ssp_init(void)
  222. {
  223. return platform_driver_register(&corgissp_driver);
  224. }
  225. arch_initcall(corgi_ssp_init);