fscpos.c 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667
  1. /*
  2. fscpos.c - Kernel module for hardware monitoring with FSC Poseidon chips
  3. Copyright (C) 2004, 2005 Stefan Ott <stefan@desire.ch>
  4. This program is free software; you can redistribute it and/or modify
  5. it under the terms of the GNU General Public License as published by
  6. the Free Software Foundation; either version 2 of the License, or
  7. (at your option) any later version.
  8. This program is distributed in the hope that it will be useful,
  9. but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. GNU General Public License for more details.
  12. You should have received a copy of the GNU General Public License
  13. along with this program; if not, write to the Free Software
  14. Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  15. */
  16. /*
  17. fujitsu siemens poseidon chip,
  18. module based on the old fscpos module by Hermann Jung <hej@odn.de> and
  19. the fscher module by Reinhard Nissl <rnissl@gmx.de>
  20. original module based on lm80.c
  21. Copyright (C) 1998, 1999 Frodo Looijaard <frodol@dds.nl>
  22. and Philip Edelbrock <phil@netroedge.com>
  23. Thanks to Jean Delvare for reviewing my code and suggesting a lot of
  24. improvements.
  25. */
  26. #include <linux/module.h>
  27. #include <linux/slab.h>
  28. #include <linux/jiffies.h>
  29. #include <linux/i2c.h>
  30. #include <linux/init.h>
  31. #include <linux/hwmon.h>
  32. #include <linux/err.h>
  33. #include <linux/mutex.h>
  34. #include <linux/sysfs.h>
  35. /*
  36. * Addresses to scan
  37. */
  38. static unsigned short normal_i2c[] = { 0x73, I2C_CLIENT_END };
  39. /*
  40. * Insmod parameters
  41. */
  42. I2C_CLIENT_INSMOD_1(fscpos);
  43. /*
  44. * The FSCPOS registers
  45. */
  46. /* chip identification */
  47. #define FSCPOS_REG_IDENT_0 0x00
  48. #define FSCPOS_REG_IDENT_1 0x01
  49. #define FSCPOS_REG_IDENT_2 0x02
  50. #define FSCPOS_REG_REVISION 0x03
  51. /* global control and status */
  52. #define FSCPOS_REG_EVENT_STATE 0x04
  53. #define FSCPOS_REG_CONTROL 0x05
  54. /* watchdog */
  55. #define FSCPOS_REG_WDOG_PRESET 0x28
  56. #define FSCPOS_REG_WDOG_STATE 0x23
  57. #define FSCPOS_REG_WDOG_CONTROL 0x21
  58. /* voltages */
  59. #define FSCPOS_REG_VOLT_12 0x45
  60. #define FSCPOS_REG_VOLT_5 0x42
  61. #define FSCPOS_REG_VOLT_BATT 0x48
  62. /* fans - the chip does not support minimum speed for fan2 */
  63. static u8 FSCPOS_REG_PWM[] = { 0x55, 0x65 };
  64. static u8 FSCPOS_REG_FAN_ACT[] = { 0x0e, 0x6b, 0xab };
  65. static u8 FSCPOS_REG_FAN_STATE[] = { 0x0d, 0x62, 0xa2 };
  66. static u8 FSCPOS_REG_FAN_RIPPLE[] = { 0x0f, 0x6f, 0xaf };
  67. /* temperatures */
  68. static u8 FSCPOS_REG_TEMP_ACT[] = { 0x64, 0x32, 0x35 };
  69. static u8 FSCPOS_REG_TEMP_STATE[] = { 0x71, 0x81, 0x91 };
  70. /*
  71. * Functions declaration
  72. */
  73. static int fscpos_attach_adapter(struct i2c_adapter *adapter);
  74. static int fscpos_detect(struct i2c_adapter *adapter, int address, int kind);
  75. static int fscpos_detach_client(struct i2c_client *client);
  76. static int fscpos_read_value(struct i2c_client *client, u8 reg);
  77. static int fscpos_write_value(struct i2c_client *client, u8 reg, u8 value);
  78. static struct fscpos_data *fscpos_update_device(struct device *dev);
  79. static void fscpos_init_client(struct i2c_client *client);
  80. static void reset_fan_alarm(struct i2c_client *client, int nr);
  81. /*
  82. * Driver data (common to all clients)
  83. */
  84. static struct i2c_driver fscpos_driver = {
  85. .driver = {
  86. .name = "fscpos",
  87. },
  88. .id = I2C_DRIVERID_FSCPOS,
  89. .attach_adapter = fscpos_attach_adapter,
  90. .detach_client = fscpos_detach_client,
  91. };
  92. /*
  93. * Client data (each client gets its own)
  94. */
  95. struct fscpos_data {
  96. struct i2c_client client;
  97. struct class_device *class_dev;
  98. struct mutex update_lock;
  99. char valid; /* 0 until following fields are valid */
  100. unsigned long last_updated; /* In jiffies */
  101. /* register values */
  102. u8 revision; /* revision of chip */
  103. u8 global_event; /* global event status */
  104. u8 global_control; /* global control register */
  105. u8 wdog_control; /* watchdog control */
  106. u8 wdog_state; /* watchdog status */
  107. u8 wdog_preset; /* watchdog preset */
  108. u8 volt[3]; /* 12, 5, battery current */
  109. u8 temp_act[3]; /* temperature */
  110. u8 temp_status[3]; /* status of sensor */
  111. u8 fan_act[3]; /* fans revolutions per second */
  112. u8 fan_status[3]; /* fan status */
  113. u8 pwm[2]; /* fan min value for rps */
  114. u8 fan_ripple[3]; /* divider for rps */
  115. };
  116. /* Temperature */
  117. #define TEMP_FROM_REG(val) (((val) - 128) * 1000)
  118. static ssize_t show_temp_input(struct fscpos_data *data, char *buf, int nr)
  119. {
  120. return sprintf(buf, "%d\n", TEMP_FROM_REG(data->temp_act[nr - 1]));
  121. }
  122. static ssize_t show_temp_status(struct fscpos_data *data, char *buf, int nr)
  123. {
  124. /* bits 2..7 reserved => mask with 0x03 */
  125. return sprintf(buf, "%u\n", data->temp_status[nr - 1] & 0x03);
  126. }
  127. static ssize_t show_temp_reset(struct fscpos_data *data, char *buf, int nr)
  128. {
  129. return sprintf(buf, "1\n");
  130. }
  131. static ssize_t set_temp_reset(struct i2c_client *client, struct fscpos_data
  132. *data, const char *buf, size_t count, int nr, int reg)
  133. {
  134. unsigned long v = simple_strtoul(buf, NULL, 10);
  135. if (v != 1) {
  136. dev_err(&client->dev, "temp_reset value %ld not supported. "
  137. "Use 1 to reset the alarm!\n", v);
  138. return -EINVAL;
  139. }
  140. dev_info(&client->dev, "You used the temp_reset feature which has not "
  141. "been proplerly tested. Please report your "
  142. "experience to the module author.\n");
  143. /* Supported value: 2 (clears the status) */
  144. fscpos_write_value(client, FSCPOS_REG_TEMP_STATE[nr - 1], 2);
  145. return count;
  146. }
  147. /* Fans */
  148. #define RPM_FROM_REG(val) ((val) * 60)
  149. static ssize_t show_fan_status(struct fscpos_data *data, char *buf, int nr)
  150. {
  151. /* bits 0..1, 3..7 reserved => mask with 0x04 */
  152. return sprintf(buf, "%u\n", data->fan_status[nr - 1] & 0x04);
  153. }
  154. static ssize_t show_fan_input(struct fscpos_data *data, char *buf, int nr)
  155. {
  156. return sprintf(buf, "%u\n", RPM_FROM_REG(data->fan_act[nr - 1]));
  157. }
  158. static ssize_t show_fan_ripple(struct fscpos_data *data, char *buf, int nr)
  159. {
  160. /* bits 2..7 reserved => mask with 0x03 */
  161. return sprintf(buf, "%u\n", data->fan_ripple[nr - 1] & 0x03);
  162. }
  163. static ssize_t set_fan_ripple(struct i2c_client *client, struct fscpos_data
  164. *data, const char *buf, size_t count, int nr, int reg)
  165. {
  166. /* supported values: 2, 4, 8 */
  167. unsigned long v = simple_strtoul(buf, NULL, 10);
  168. switch (v) {
  169. case 2: v = 1; break;
  170. case 4: v = 2; break;
  171. case 8: v = 3; break;
  172. default:
  173. dev_err(&client->dev, "fan_ripple value %ld not supported. "
  174. "Must be one of 2, 4 or 8!\n", v);
  175. return -EINVAL;
  176. }
  177. mutex_lock(&data->update_lock);
  178. /* bits 2..7 reserved => mask with 0x03 */
  179. data->fan_ripple[nr - 1] &= ~0x03;
  180. data->fan_ripple[nr - 1] |= v;
  181. fscpos_write_value(client, reg, data->fan_ripple[nr - 1]);
  182. mutex_unlock(&data->update_lock);
  183. return count;
  184. }
  185. static ssize_t show_pwm(struct fscpos_data *data, char *buf, int nr)
  186. {
  187. return sprintf(buf, "%u\n", data->pwm[nr - 1]);
  188. }
  189. static ssize_t set_pwm(struct i2c_client *client, struct fscpos_data *data,
  190. const char *buf, size_t count, int nr, int reg)
  191. {
  192. unsigned long v = simple_strtoul(buf, NULL, 10);
  193. /* Range: 0..255 */
  194. if (v < 0) v = 0;
  195. if (v > 255) v = 255;
  196. mutex_lock(&data->update_lock);
  197. data->pwm[nr - 1] = v;
  198. fscpos_write_value(client, reg, data->pwm[nr - 1]);
  199. mutex_unlock(&data->update_lock);
  200. return count;
  201. }
  202. static void reset_fan_alarm(struct i2c_client *client, int nr)
  203. {
  204. fscpos_write_value(client, FSCPOS_REG_FAN_STATE[nr], 4);
  205. }
  206. /* Volts */
  207. #define VOLT_FROM_REG(val, mult) ((val) * (mult) / 255)
  208. static ssize_t show_volt_12(struct device *dev, struct device_attribute *attr, char *buf)
  209. {
  210. struct fscpos_data *data = fscpos_update_device(dev);
  211. return sprintf(buf, "%u\n", VOLT_FROM_REG(data->volt[0], 14200));
  212. }
  213. static ssize_t show_volt_5(struct device *dev, struct device_attribute *attr, char *buf)
  214. {
  215. struct fscpos_data *data = fscpos_update_device(dev);
  216. return sprintf(buf, "%u\n", VOLT_FROM_REG(data->volt[1], 6600));
  217. }
  218. static ssize_t show_volt_batt(struct device *dev, struct device_attribute *attr, char *buf)
  219. {
  220. struct fscpos_data *data = fscpos_update_device(dev);
  221. return sprintf(buf, "%u\n", VOLT_FROM_REG(data->volt[2], 3300));
  222. }
  223. /* Watchdog */
  224. static ssize_t show_wdog_control(struct fscpos_data *data, char *buf)
  225. {
  226. /* bits 0..3 reserved, bit 6 write only => mask with 0xb0 */
  227. return sprintf(buf, "%u\n", data->wdog_control & 0xb0);
  228. }
  229. static ssize_t set_wdog_control(struct i2c_client *client, struct fscpos_data
  230. *data, const char *buf, size_t count, int reg)
  231. {
  232. /* bits 0..3 reserved => mask with 0xf0 */
  233. unsigned long v = simple_strtoul(buf, NULL, 10) & 0xf0;
  234. mutex_lock(&data->update_lock);
  235. data->wdog_control &= ~0xf0;
  236. data->wdog_control |= v;
  237. fscpos_write_value(client, reg, data->wdog_control);
  238. mutex_unlock(&data->update_lock);
  239. return count;
  240. }
  241. static ssize_t show_wdog_state(struct fscpos_data *data, char *buf)
  242. {
  243. /* bits 0, 2..7 reserved => mask with 0x02 */
  244. return sprintf(buf, "%u\n", data->wdog_state & 0x02);
  245. }
  246. static ssize_t set_wdog_state(struct i2c_client *client, struct fscpos_data
  247. *data, const char *buf, size_t count, int reg)
  248. {
  249. unsigned long v = simple_strtoul(buf, NULL, 10) & 0x02;
  250. /* Valid values: 2 (clear) */
  251. if (v != 2) {
  252. dev_err(&client->dev, "wdog_state value %ld not supported. "
  253. "Must be 2 to clear the state!\n", v);
  254. return -EINVAL;
  255. }
  256. mutex_lock(&data->update_lock);
  257. data->wdog_state &= ~v;
  258. fscpos_write_value(client, reg, v);
  259. mutex_unlock(&data->update_lock);
  260. return count;
  261. }
  262. static ssize_t show_wdog_preset(struct fscpos_data *data, char *buf)
  263. {
  264. return sprintf(buf, "%u\n", data->wdog_preset);
  265. }
  266. static ssize_t set_wdog_preset(struct i2c_client *client, struct fscpos_data
  267. *data, const char *buf, size_t count, int reg)
  268. {
  269. unsigned long v = simple_strtoul(buf, NULL, 10) & 0xff;
  270. mutex_lock(&data->update_lock);
  271. data->wdog_preset = v;
  272. fscpos_write_value(client, reg, data->wdog_preset);
  273. mutex_unlock(&data->update_lock);
  274. return count;
  275. }
  276. /* Event */
  277. static ssize_t show_event(struct device *dev, struct device_attribute *attr, char *buf)
  278. {
  279. /* bits 5..7 reserved => mask with 0x1f */
  280. struct fscpos_data *data = fscpos_update_device(dev);
  281. return sprintf(buf, "%u\n", data->global_event & 0x9b);
  282. }
  283. /*
  284. * Sysfs stuff
  285. */
  286. #define create_getter(kind, sub) \
  287. static ssize_t sysfs_show_##kind##sub(struct device *dev, struct device_attribute *attr, char *buf) \
  288. { \
  289. struct fscpos_data *data = fscpos_update_device(dev); \
  290. return show_##kind##sub(data, buf); \
  291. }
  292. #define create_getter_n(kind, offset, sub) \
  293. static ssize_t sysfs_show_##kind##offset##sub(struct device *dev, struct device_attribute *attr, char\
  294. *buf) \
  295. { \
  296. struct fscpos_data *data = fscpos_update_device(dev); \
  297. return show_##kind##sub(data, buf, offset); \
  298. }
  299. #define create_setter(kind, sub, reg) \
  300. static ssize_t sysfs_set_##kind##sub (struct device *dev, struct device_attribute *attr, const char \
  301. *buf, size_t count) \
  302. { \
  303. struct i2c_client *client = to_i2c_client(dev); \
  304. struct fscpos_data *data = i2c_get_clientdata(client); \
  305. return set_##kind##sub(client, data, buf, count, reg); \
  306. }
  307. #define create_setter_n(kind, offset, sub, reg) \
  308. static ssize_t sysfs_set_##kind##offset##sub (struct device *dev, struct device_attribute *attr, \
  309. const char *buf, size_t count) \
  310. { \
  311. struct i2c_client *client = to_i2c_client(dev); \
  312. struct fscpos_data *data = i2c_get_clientdata(client); \
  313. return set_##kind##sub(client, data, buf, count, offset, reg);\
  314. }
  315. #define create_sysfs_device_ro(kind, sub, offset) \
  316. static DEVICE_ATTR(kind##offset##sub, S_IRUGO, \
  317. sysfs_show_##kind##offset##sub, NULL);
  318. #define create_sysfs_device_rw(kind, sub, offset) \
  319. static DEVICE_ATTR(kind##offset##sub, S_IRUGO | S_IWUSR, \
  320. sysfs_show_##kind##offset##sub, sysfs_set_##kind##offset##sub);
  321. #define sysfs_ro_n(kind, sub, offset) \
  322. create_getter_n(kind, offset, sub); \
  323. create_sysfs_device_ro(kind, sub, offset);
  324. #define sysfs_rw_n(kind, sub, offset, reg) \
  325. create_getter_n(kind, offset, sub); \
  326. create_setter_n(kind, offset, sub, reg); \
  327. create_sysfs_device_rw(kind, sub, offset);
  328. #define sysfs_rw(kind, sub, reg) \
  329. create_getter(kind, sub); \
  330. create_setter(kind, sub, reg); \
  331. create_sysfs_device_rw(kind, sub,);
  332. #define sysfs_fan_with_min(offset, reg_status, reg_ripple, reg_min) \
  333. sysfs_fan(offset, reg_status, reg_ripple); \
  334. sysfs_rw_n(pwm,, offset, reg_min);
  335. #define sysfs_fan(offset, reg_status, reg_ripple) \
  336. sysfs_ro_n(fan, _input, offset); \
  337. sysfs_ro_n(fan, _status, offset); \
  338. sysfs_rw_n(fan, _ripple, offset, reg_ripple);
  339. #define sysfs_temp(offset, reg_status) \
  340. sysfs_ro_n(temp, _input, offset); \
  341. sysfs_ro_n(temp, _status, offset); \
  342. sysfs_rw_n(temp, _reset, offset, reg_status);
  343. #define sysfs_watchdog(reg_wdog_preset, reg_wdog_state, reg_wdog_control) \
  344. sysfs_rw(wdog, _control, reg_wdog_control); \
  345. sysfs_rw(wdog, _preset, reg_wdog_preset); \
  346. sysfs_rw(wdog, _state, reg_wdog_state);
  347. sysfs_fan_with_min(1, FSCPOS_REG_FAN_STATE[0], FSCPOS_REG_FAN_RIPPLE[0],
  348. FSCPOS_REG_PWM[0]);
  349. sysfs_fan_with_min(2, FSCPOS_REG_FAN_STATE[1], FSCPOS_REG_FAN_RIPPLE[1],
  350. FSCPOS_REG_PWM[1]);
  351. sysfs_fan(3, FSCPOS_REG_FAN_STATE[2], FSCPOS_REG_FAN_RIPPLE[2]);
  352. sysfs_temp(1, FSCPOS_REG_TEMP_STATE[0]);
  353. sysfs_temp(2, FSCPOS_REG_TEMP_STATE[1]);
  354. sysfs_temp(3, FSCPOS_REG_TEMP_STATE[2]);
  355. sysfs_watchdog(FSCPOS_REG_WDOG_PRESET, FSCPOS_REG_WDOG_STATE,
  356. FSCPOS_REG_WDOG_CONTROL);
  357. static DEVICE_ATTR(event, S_IRUGO, show_event, NULL);
  358. static DEVICE_ATTR(in0_input, S_IRUGO, show_volt_12, NULL);
  359. static DEVICE_ATTR(in1_input, S_IRUGO, show_volt_5, NULL);
  360. static DEVICE_ATTR(in2_input, S_IRUGO, show_volt_batt, NULL);
  361. static struct attribute *fscpos_attributes[] = {
  362. &dev_attr_event.attr,
  363. &dev_attr_in0_input.attr,
  364. &dev_attr_in1_input.attr,
  365. &dev_attr_in2_input.attr,
  366. &dev_attr_wdog_control.attr,
  367. &dev_attr_wdog_preset.attr,
  368. &dev_attr_wdog_state.attr,
  369. &dev_attr_temp1_input.attr,
  370. &dev_attr_temp1_status.attr,
  371. &dev_attr_temp1_reset.attr,
  372. &dev_attr_temp2_input.attr,
  373. &dev_attr_temp2_status.attr,
  374. &dev_attr_temp2_reset.attr,
  375. &dev_attr_temp3_input.attr,
  376. &dev_attr_temp3_status.attr,
  377. &dev_attr_temp3_reset.attr,
  378. &dev_attr_fan1_input.attr,
  379. &dev_attr_fan1_status.attr,
  380. &dev_attr_fan1_ripple.attr,
  381. &dev_attr_pwm1.attr,
  382. &dev_attr_fan2_input.attr,
  383. &dev_attr_fan2_status.attr,
  384. &dev_attr_fan2_ripple.attr,
  385. &dev_attr_pwm2.attr,
  386. &dev_attr_fan3_input.attr,
  387. &dev_attr_fan3_status.attr,
  388. &dev_attr_fan3_ripple.attr,
  389. NULL
  390. };
  391. static const struct attribute_group fscpos_group = {
  392. .attrs = fscpos_attributes,
  393. };
  394. static int fscpos_attach_adapter(struct i2c_adapter *adapter)
  395. {
  396. if (!(adapter->class & I2C_CLASS_HWMON))
  397. return 0;
  398. return i2c_probe(adapter, &addr_data, fscpos_detect);
  399. }
  400. static int fscpos_detect(struct i2c_adapter *adapter, int address, int kind)
  401. {
  402. struct i2c_client *new_client;
  403. struct fscpos_data *data;
  404. int err = 0;
  405. if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_BYTE_DATA))
  406. goto exit;
  407. /*
  408. * OK. For now, we presume we have a valid client. We now create the
  409. * client structure, even though we cannot fill it completely yet.
  410. * But it allows us to access fscpos_{read,write}_value.
  411. */
  412. if (!(data = kzalloc(sizeof(struct fscpos_data), GFP_KERNEL))) {
  413. err = -ENOMEM;
  414. goto exit;
  415. }
  416. new_client = &data->client;
  417. i2c_set_clientdata(new_client, data);
  418. new_client->addr = address;
  419. new_client->adapter = adapter;
  420. new_client->driver = &fscpos_driver;
  421. new_client->flags = 0;
  422. /* Do the remaining detection unless force or force_fscpos parameter */
  423. if (kind < 0) {
  424. if ((fscpos_read_value(new_client, FSCPOS_REG_IDENT_0)
  425. != 0x50) /* 'P' */
  426. || (fscpos_read_value(new_client, FSCPOS_REG_IDENT_1)
  427. != 0x45) /* 'E' */
  428. || (fscpos_read_value(new_client, FSCPOS_REG_IDENT_2)
  429. != 0x47))/* 'G' */
  430. {
  431. dev_dbg(&new_client->dev, "fscpos detection failed\n");
  432. goto exit_free;
  433. }
  434. }
  435. /* Fill in the remaining client fields and put it in the global list */
  436. strlcpy(new_client->name, "fscpos", I2C_NAME_SIZE);
  437. data->valid = 0;
  438. mutex_init(&data->update_lock);
  439. /* Tell the I2C layer a new client has arrived */
  440. if ((err = i2c_attach_client(new_client)))
  441. goto exit_free;
  442. /* Inizialize the fscpos chip */
  443. fscpos_init_client(new_client);
  444. /* Announce that the chip was found */
  445. dev_info(&new_client->dev, "Found fscpos chip, rev %u\n", data->revision);
  446. /* Register sysfs hooks */
  447. if ((err = sysfs_create_group(&new_client->dev.kobj, &fscpos_group)))
  448. goto exit_detach;
  449. data->class_dev = hwmon_device_register(&new_client->dev);
  450. if (IS_ERR(data->class_dev)) {
  451. err = PTR_ERR(data->class_dev);
  452. goto exit_remove_files;
  453. }
  454. return 0;
  455. exit_remove_files:
  456. sysfs_remove_group(&new_client->dev.kobj, &fscpos_group);
  457. exit_detach:
  458. i2c_detach_client(new_client);
  459. exit_free:
  460. kfree(data);
  461. exit:
  462. return err;
  463. }
  464. static int fscpos_detach_client(struct i2c_client *client)
  465. {
  466. struct fscpos_data *data = i2c_get_clientdata(client);
  467. int err;
  468. hwmon_device_unregister(data->class_dev);
  469. sysfs_remove_group(&client->dev.kobj, &fscpos_group);
  470. if ((err = i2c_detach_client(client)))
  471. return err;
  472. kfree(data);
  473. return 0;
  474. }
  475. static int fscpos_read_value(struct i2c_client *client, u8 reg)
  476. {
  477. dev_dbg(&client->dev, "Read reg 0x%02x\n", reg);
  478. return i2c_smbus_read_byte_data(client, reg);
  479. }
  480. static int fscpos_write_value(struct i2c_client *client, u8 reg, u8 value)
  481. {
  482. dev_dbg(&client->dev, "Write reg 0x%02x, val 0x%02x\n", reg, value);
  483. return i2c_smbus_write_byte_data(client, reg, value);
  484. }
  485. /* Called when we have found a new FSCPOS chip */
  486. static void fscpos_init_client(struct i2c_client *client)
  487. {
  488. struct fscpos_data *data = i2c_get_clientdata(client);
  489. /* read revision from chip */
  490. data->revision = fscpos_read_value(client, FSCPOS_REG_REVISION);
  491. }
  492. static struct fscpos_data *fscpos_update_device(struct device *dev)
  493. {
  494. struct i2c_client *client = to_i2c_client(dev);
  495. struct fscpos_data *data = i2c_get_clientdata(client);
  496. mutex_lock(&data->update_lock);
  497. if (time_after(jiffies, data->last_updated + 2 * HZ) || !data->valid) {
  498. int i;
  499. dev_dbg(&client->dev, "Starting fscpos update\n");
  500. for (i = 0; i < 3; i++) {
  501. data->temp_act[i] = fscpos_read_value(client,
  502. FSCPOS_REG_TEMP_ACT[i]);
  503. data->temp_status[i] = fscpos_read_value(client,
  504. FSCPOS_REG_TEMP_STATE[i]);
  505. data->fan_act[i] = fscpos_read_value(client,
  506. FSCPOS_REG_FAN_ACT[i]);
  507. data->fan_status[i] = fscpos_read_value(client,
  508. FSCPOS_REG_FAN_STATE[i]);
  509. data->fan_ripple[i] = fscpos_read_value(client,
  510. FSCPOS_REG_FAN_RIPPLE[i]);
  511. if (i < 2) {
  512. /* fan2_min is not supported by the chip */
  513. data->pwm[i] = fscpos_read_value(client,
  514. FSCPOS_REG_PWM[i]);
  515. }
  516. /* reset fan status if speed is back to > 0 */
  517. if (data->fan_status[i] != 0 && data->fan_act[i] > 0) {
  518. reset_fan_alarm(client, i);
  519. }
  520. }
  521. data->volt[0] = fscpos_read_value(client, FSCPOS_REG_VOLT_12);
  522. data->volt[1] = fscpos_read_value(client, FSCPOS_REG_VOLT_5);
  523. data->volt[2] = fscpos_read_value(client, FSCPOS_REG_VOLT_BATT);
  524. data->wdog_preset = fscpos_read_value(client,
  525. FSCPOS_REG_WDOG_PRESET);
  526. data->wdog_state = fscpos_read_value(client,
  527. FSCPOS_REG_WDOG_STATE);
  528. data->wdog_control = fscpos_read_value(client,
  529. FSCPOS_REG_WDOG_CONTROL);
  530. data->global_event = fscpos_read_value(client,
  531. FSCPOS_REG_EVENT_STATE);
  532. data->last_updated = jiffies;
  533. data->valid = 1;
  534. }
  535. mutex_unlock(&data->update_lock);
  536. return data;
  537. }
  538. static int __init sm_fscpos_init(void)
  539. {
  540. return i2c_add_driver(&fscpos_driver);
  541. }
  542. static void __exit sm_fscpos_exit(void)
  543. {
  544. i2c_del_driver(&fscpos_driver);
  545. }
  546. MODULE_AUTHOR("Stefan Ott <stefan@desire.ch> based on work from Hermann Jung "
  547. "<hej@odn.de>, Frodo Looijaard <frodol@dds.nl>"
  548. " and Philip Edelbrock <phil@netroedge.com>");
  549. MODULE_DESCRIPTION("fujitsu siemens poseidon chip driver");
  550. MODULE_LICENSE("GPL");
  551. module_init(sm_fscpos_init);
  552. module_exit(sm_fscpos_exit);