gpio.txt 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271
  1. GPIO Interfaces
  2. This provides an overview of GPIO access conventions on Linux.
  3. What is a GPIO?
  4. ===============
  5. A "General Purpose Input/Output" (GPIO) is a flexible software-controlled
  6. digital signal. They are provided from many kinds of chip, and are familiar
  7. to Linux developers working with embedded and custom hardware. Each GPIO
  8. represents a bit connected to a particular pin, or "ball" on Ball Grid Array
  9. (BGA) packages. Board schematics show which external hardware connects to
  10. which GPIOs. Drivers can be written generically, so that board setup code
  11. passes such pin configuration data to drivers.
  12. System-on-Chip (SOC) processors heavily rely on GPIOs. In some cases, every
  13. non-dedicated pin can be configured as a GPIO; and most chips have at least
  14. several dozen of them. Programmable logic devices (like FPGAs) can easily
  15. provide GPIOs; multifunction chips like power managers, and audio codecs
  16. often have a few such pins to help with pin scarcity on SOCs; and there are
  17. also "GPIO Expander" chips that connect using the I2C or SPI serial busses.
  18. Most PC southbridges have a few dozen GPIO-capable pins (with only the BIOS
  19. firmware knowing how they're used).
  20. The exact capabilities of GPIOs vary between systems. Common options:
  21. - Output values are writable (high=1, low=0). Some chips also have
  22. options about how that value is driven, so that for example only one
  23. value might be driven ... supporting "wire-OR" and similar schemes
  24. for the other value.
  25. - Input values are likewise readable (1, 0). Some chips support readback
  26. of pins configured as "output", which is very useful in such "wire-OR"
  27. cases (to support bidirectional signaling). GPIO controllers may have
  28. input de-glitch logic, sometimes with software controls.
  29. - Inputs can often be used as IRQ signals, often edge triggered but
  30. sometimes level triggered. Such IRQs may be configurable as system
  31. wakeup events, to wake the system from a low power state.
  32. - Usually a GPIO will be configurable as either input or output, as needed
  33. by different product boards; single direction ones exist too.
  34. - Most GPIOs can be accessed while holding spinlocks, but those accessed
  35. through a serial bus normally can't. Some systems support both types.
  36. On a given board each GPIO is used for one specific purpose like monitoring
  37. MMC/SD card insertion/removal, detecting card writeprotect status, driving
  38. a LED, configuring a transceiver, bitbanging a serial bus, poking a hardware
  39. watchdog, sensing a switch, and so on.
  40. GPIO conventions
  41. ================
  42. Note that this is called a "convention" because you don't need to do it this
  43. way, and it's no crime if you don't. There **are** cases where portability
  44. is not the main issue; GPIOs are often used for the kind of board-specific
  45. glue logic that may even change between board revisions, and can't ever be
  46. used on a board that's wired differently. Only least-common-denominator
  47. functionality can be very portable. Other features are platform-specific,
  48. and that can be critical for glue logic.
  49. Plus, this doesn't define an implementation framework, just an interface.
  50. One platform might implement it as simple inline functions accessing chip
  51. registers; another might implement it by delegating through abstractions
  52. used for several very different kinds of GPIO controller.
  53. That said, if the convention is supported on their platform, drivers should
  54. use it when possible:
  55. #include <asm/gpio.h>
  56. If you stick to this convention then it'll be easier for other developers to
  57. see what your code is doing, and help maintain it.
  58. Identifying GPIOs
  59. -----------------
  60. GPIOs are identified by unsigned integers in the range 0..MAX_INT. That
  61. reserves "negative" numbers for other purposes like marking signals as
  62. "not available on this board", or indicating faults.
  63. Platforms define how they use those integers, and usually #define symbols
  64. for the GPIO lines so that board-specific setup code directly corresponds
  65. to the relevant schematics. In contrast, drivers should only use GPIO
  66. numbers passed to them from that setup code, using platform_data to hold
  67. board-specific pin configuration data (along with other board specific
  68. data they need). That avoids portability problems.
  69. So for example one platform uses numbers 32-159 for GPIOs; while another
  70. uses numbers 0..63 with one set of GPIO controllers, 64-79 with another
  71. type of GPIO controller, and on one particular board 80-95 with an FPGA.
  72. The numbers need not be contiguous; either of those platforms could also
  73. use numbers 2000-2063 to identify GPIOs in a bank of I2C GPIO expanders.
  74. Whether a platform supports multiple GPIO controllers is currently a
  75. platform-specific implementation issue.
  76. Using GPIOs
  77. -----------
  78. One of the first things to do with a GPIO, often in board setup code when
  79. setting up a platform_device using the GPIO, is mark its direction:
  80. /* set as input or output, returning 0 or negative errno */
  81. int gpio_direction_input(unsigned gpio);
  82. int gpio_direction_output(unsigned gpio);
  83. The return value is zero for success, else a negative errno. It should
  84. be checked, since the get/set calls don't have error returns and since
  85. misconfiguration is possible. (These calls could sleep.)
  86. Setting the direction can fail if the GPIO number is invalid, or when
  87. that particular GPIO can't be used in that mode. It's generally a bad
  88. idea to rely on boot firmware to have set the direction correctly, since
  89. it probably wasn't validated to do more than boot Linux. (Similarly,
  90. that board setup code probably needs to multiplex that pin as a GPIO,
  91. and configure pullups/pulldowns appropriately.)
  92. Spinlock-Safe GPIO access
  93. -------------------------
  94. Most GPIO controllers can be accessed with memory read/write instructions.
  95. That doesn't need to sleep, and can safely be done from inside IRQ handlers.
  96. Use these calls to access such GPIOs:
  97. /* GPIO INPUT: return zero or nonzero */
  98. int gpio_get_value(unsigned gpio);
  99. /* GPIO OUTPUT */
  100. void gpio_set_value(unsigned gpio, int value);
  101. The values are boolean, zero for low, nonzero for high. When reading the
  102. value of an output pin, the value returned should be what's seen on the
  103. pin ... that won't always match the specified output value, because of
  104. issues including wire-OR and output latencies.
  105. The get/set calls have no error returns because "invalid GPIO" should have
  106. been reported earlier in gpio_set_direction(). However, note that not all
  107. platforms can read the value of output pins; those that can't should always
  108. return zero. Also, these calls will be ignored for GPIOs that can't safely
  109. be accessed wihtout sleeping (see below).
  110. Platform-specific implementations are encouraged to optimise the two
  111. calls to access the GPIO value in cases where the GPIO number (and for
  112. output, value) are constant. It's normal for them to need only a couple
  113. of instructions in such cases (reading or writing a hardware register),
  114. and not to need spinlocks. Such optimized calls can make bitbanging
  115. applications a lot more efficient (in both space and time) than spending
  116. dozens of instructions on subroutine calls.
  117. GPIO access that may sleep
  118. --------------------------
  119. Some GPIO controllers must be accessed using message based busses like I2C
  120. or SPI. Commands to read or write those GPIO values require waiting to
  121. get to the head of a queue to transmit a command and get its response.
  122. This requires sleeping, which can't be done from inside IRQ handlers.
  123. Platforms that support this type of GPIO distinguish them from other GPIOs
  124. by returning nonzero from this call:
  125. int gpio_cansleep(unsigned gpio);
  126. To access such GPIOs, a different set of accessors is defined:
  127. /* GPIO INPUT: return zero or nonzero, might sleep */
  128. int gpio_get_value_cansleep(unsigned gpio);
  129. /* GPIO OUTPUT, might sleep */
  130. void gpio_set_value_cansleep(unsigned gpio, int value);
  131. Other than the fact that these calls might sleep, and will not be ignored
  132. for GPIOs that can't be accessed from IRQ handlers, these calls act the
  133. same as the spinlock-safe calls.
  134. Claiming and Releasing GPIOs (OPTIONAL)
  135. ---------------------------------------
  136. To help catch system configuration errors, two calls are defined.
  137. However, many platforms don't currently support this mechanism.
  138. /* request GPIO, returning 0 or negative errno.
  139. * non-null labels may be useful for diagnostics.
  140. */
  141. int gpio_request(unsigned gpio, const char *label);
  142. /* release previously-claimed GPIO */
  143. void gpio_free(unsigned gpio);
  144. Passing invalid GPIO numbers to gpio_request() will fail, as will requesting
  145. GPIOs that have already been claimed with that call. The return value of
  146. gpio_request() must be checked. (These calls could sleep.)
  147. These calls serve two basic purposes. One is marking the signals which
  148. are actually in use as GPIOs, for better diagnostics; systems may have
  149. several hundred potential GPIOs, but often only a dozen are used on any
  150. given board. Another is to catch conflicts between drivers, reporting
  151. errors when drivers wrongly think they have exclusive use of that signal.
  152. These two calls are optional because not not all current Linux platforms
  153. offer such functionality in their GPIO support; a valid implementation
  154. could return success for all gpio_request() calls. Unlike the other calls,
  155. the state they represent doesn't normally match anything from a hardware
  156. register; it's just a software bitmap which clearly is not necessary for
  157. correct operation of hardware or (bug free) drivers.
  158. Note that requesting a GPIO does NOT cause it to be configured in any
  159. way; it just marks that GPIO as in use. Separate code must handle any
  160. pin setup (e.g. controlling which pin the GPIO uses, pullup/pulldown).
  161. GPIOs mapped to IRQs
  162. --------------------
  163. GPIO numbers are unsigned integers; so are IRQ numbers. These make up
  164. two logically distinct namespaces (GPIO 0 need not use IRQ 0). You can
  165. map between them using calls like:
  166. /* map GPIO numbers to IRQ numbers */
  167. int gpio_to_irq(unsigned gpio);
  168. /* map IRQ numbers to GPIO numbers */
  169. int irq_to_gpio(unsigned irq);
  170. Those return either the corresponding number in the other namespace, or
  171. else a negative errno code if the mapping can't be done. (For example,
  172. some GPIOs can't used as IRQs.) It is an unchecked error to use a GPIO
  173. number that hasn't been marked as an input using gpio_set_direction(), or
  174. to use an IRQ number that didn't originally come from gpio_to_irq().
  175. These two mapping calls are expected to cost on the order of a single
  176. addition or subtraction. They're not allowed to sleep.
  177. Non-error values returned from gpio_to_irq() can be passed to request_irq()
  178. or free_irq(). They will often be stored into IRQ resources for platform
  179. devices, by the board-specific initialization code. Note that IRQ trigger
  180. options are part of the IRQ interface, e.g. IRQF_TRIGGER_FALLING, as are
  181. system wakeup capabilities.
  182. Non-error values returned from irq_to_gpio() would most commonly be used
  183. with gpio_get_value().
  184. What do these conventions omit?
  185. ===============================
  186. One of the biggest things these conventions omit is pin multiplexing, since
  187. this is highly chip-specific and nonportable. One platform might not need
  188. explicit multiplexing; another might have just two options for use of any
  189. given pin; another might have eight options per pin; another might be able
  190. to route a given GPIO to any one of several pins. (Yes, those examples all
  191. come from systems that run Linux today.)
  192. Related to multiplexing is configuration and enabling of the pullups or
  193. pulldowns integrated on some platforms. Not all platforms support them,
  194. or support them in the same way; and any given board might use external
  195. pullups (or pulldowns) so that the on-chip ones should not be used.
  196. There are other system-specific mechanisms that are not specified here,
  197. like the aforementioned options for input de-glitching and wire-OR output.
  198. Hardware may support reading or writing GPIOs in gangs, but that's usually
  199. configuration dependednt: for GPIOs sharing the same bank. (GPIOs are
  200. commonly grouped in banks of 16 or 32, with a given SOC having several such
  201. banks.) Code relying on such mechanisms will necessarily be nonportable.
  202. Dynamic definition of GPIOs is not currently supported; for example, as
  203. a side effect of configuring an add-on board with some GPIO expanders.
  204. These calls are purely for kernel space, but a userspace API could be built
  205. on top of it.