irq.c 27 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158
  1. /*
  2. * Derived from arch/i386/kernel/irq.c
  3. * Copyright (C) 1992 Linus Torvalds
  4. * Adapted from arch/i386 by Gary Thomas
  5. * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
  6. * Updated and modified by Cort Dougan <cort@fsmlabs.com>
  7. * Copyright (C) 1996-2001 Cort Dougan
  8. * Adapted for Power Macintosh by Paul Mackerras
  9. * Copyright (C) 1996 Paul Mackerras (paulus@cs.anu.edu.au)
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License
  13. * as published by the Free Software Foundation; either version
  14. * 2 of the License, or (at your option) any later version.
  15. *
  16. * This file contains the code used by various IRQ handling routines:
  17. * asking for different IRQ's should be done through these routines
  18. * instead of just grabbing them. Thus setups with different IRQ numbers
  19. * shouldn't result in any weird surprises, and installing new handlers
  20. * should be easier.
  21. *
  22. * The MPC8xx has an interrupt mask in the SIU. If a bit is set, the
  23. * interrupt is _enabled_. As expected, IRQ0 is bit 0 in the 32-bit
  24. * mask register (of which only 16 are defined), hence the weird shifting
  25. * and complement of the cached_irq_mask. I want to be able to stuff
  26. * this right into the SIU SMASK register.
  27. * Many of the prep/chrp functions are conditional compiled on CONFIG_8xx
  28. * to reduce code space and undefined function references.
  29. */
  30. #undef DEBUG
  31. #include <linux/module.h>
  32. #include <linux/threads.h>
  33. #include <linux/kernel_stat.h>
  34. #include <linux/signal.h>
  35. #include <linux/sched.h>
  36. #include <linux/ptrace.h>
  37. #include <linux/ioport.h>
  38. #include <linux/interrupt.h>
  39. #include <linux/timex.h>
  40. #include <linux/init.h>
  41. #include <linux/slab.h>
  42. #include <linux/delay.h>
  43. #include <linux/irq.h>
  44. #include <linux/seq_file.h>
  45. #include <linux/cpumask.h>
  46. #include <linux/profile.h>
  47. #include <linux/bitops.h>
  48. #include <linux/list.h>
  49. #include <linux/radix-tree.h>
  50. #include <linux/mutex.h>
  51. #include <linux/bootmem.h>
  52. #include <linux/pci.h>
  53. #include <linux/debugfs.h>
  54. #include <linux/of.h>
  55. #include <linux/of_irq.h>
  56. #include <asm/uaccess.h>
  57. #include <asm/system.h>
  58. #include <asm/io.h>
  59. #include <asm/pgtable.h>
  60. #include <asm/irq.h>
  61. #include <asm/cache.h>
  62. #include <asm/prom.h>
  63. #include <asm/ptrace.h>
  64. #include <asm/machdep.h>
  65. #include <asm/udbg.h>
  66. #include <asm/dbell.h>
  67. #include <asm/smp.h>
  68. #ifdef CONFIG_PPC64
  69. #include <asm/paca.h>
  70. #include <asm/firmware.h>
  71. #include <asm/lv1call.h>
  72. #endif
  73. #define CREATE_TRACE_POINTS
  74. #include <asm/trace.h>
  75. DEFINE_PER_CPU_SHARED_ALIGNED(irq_cpustat_t, irq_stat);
  76. EXPORT_PER_CPU_SYMBOL(irq_stat);
  77. int __irq_offset_value;
  78. #ifdef CONFIG_PPC32
  79. EXPORT_SYMBOL(__irq_offset_value);
  80. atomic_t ppc_n_lost_interrupts;
  81. #ifdef CONFIG_TAU_INT
  82. extern int tau_initialized;
  83. extern int tau_interrupts(int);
  84. #endif
  85. #endif /* CONFIG_PPC32 */
  86. #ifdef CONFIG_PPC64
  87. #ifndef CONFIG_SPARSE_IRQ
  88. EXPORT_SYMBOL(irq_desc);
  89. #endif
  90. int distribute_irqs = 1;
  91. static inline notrace unsigned long get_hard_enabled(void)
  92. {
  93. unsigned long enabled;
  94. __asm__ __volatile__("lbz %0,%1(13)"
  95. : "=r" (enabled) : "i" (offsetof(struct paca_struct, hard_enabled)));
  96. return enabled;
  97. }
  98. static inline notrace void set_soft_enabled(unsigned long enable)
  99. {
  100. __asm__ __volatile__("stb %0,%1(13)"
  101. : : "r" (enable), "i" (offsetof(struct paca_struct, soft_enabled)));
  102. }
  103. notrace void arch_local_irq_restore(unsigned long en)
  104. {
  105. /*
  106. * get_paca()->soft_enabled = en;
  107. * Is it ever valid to use local_irq_restore(0) when soft_enabled is 1?
  108. * That was allowed before, and in such a case we do need to take care
  109. * that gcc will set soft_enabled directly via r13, not choose to use
  110. * an intermediate register, lest we're preempted to a different cpu.
  111. */
  112. set_soft_enabled(en);
  113. if (!en)
  114. return;
  115. #ifdef CONFIG_PPC_STD_MMU_64
  116. if (firmware_has_feature(FW_FEATURE_ISERIES)) {
  117. /*
  118. * Do we need to disable preemption here? Not really: in the
  119. * unlikely event that we're preempted to a different cpu in
  120. * between getting r13, loading its lppaca_ptr, and loading
  121. * its any_int, we might call iseries_handle_interrupts without
  122. * an interrupt pending on the new cpu, but that's no disaster,
  123. * is it? And the business of preempting us off the old cpu
  124. * would itself involve a local_irq_restore which handles the
  125. * interrupt to that cpu.
  126. *
  127. * But use "local_paca->lppaca_ptr" instead of "get_lppaca()"
  128. * to avoid any preemption checking added into get_paca().
  129. */
  130. if (local_paca->lppaca_ptr->int_dword.any_int)
  131. iseries_handle_interrupts();
  132. }
  133. #endif /* CONFIG_PPC_STD_MMU_64 */
  134. /*
  135. * if (get_paca()->hard_enabled) return;
  136. * But again we need to take care that gcc gets hard_enabled directly
  137. * via r13, not choose to use an intermediate register, lest we're
  138. * preempted to a different cpu in between the two instructions.
  139. */
  140. if (get_hard_enabled())
  141. return;
  142. #if defined(CONFIG_BOOKE) && defined(CONFIG_SMP)
  143. /* Check for pending doorbell interrupts and resend to ourself */
  144. doorbell_check_self();
  145. #endif
  146. /*
  147. * Need to hard-enable interrupts here. Since currently disabled,
  148. * no need to take further asm precautions against preemption; but
  149. * use local_paca instead of get_paca() to avoid preemption checking.
  150. */
  151. local_paca->hard_enabled = en;
  152. #ifndef CONFIG_BOOKE
  153. /* On server, re-trigger the decrementer if it went negative since
  154. * some processors only trigger on edge transitions of the sign bit.
  155. *
  156. * BookE has a level sensitive decrementer (latches in TSR) so we
  157. * don't need that
  158. */
  159. if ((int)mfspr(SPRN_DEC) < 0)
  160. mtspr(SPRN_DEC, 1);
  161. #endif /* CONFIG_BOOKE */
  162. /*
  163. * Force the delivery of pending soft-disabled interrupts on PS3.
  164. * Any HV call will have this side effect.
  165. */
  166. if (firmware_has_feature(FW_FEATURE_PS3_LV1)) {
  167. u64 tmp;
  168. lv1_get_version_info(&tmp);
  169. }
  170. __hard_irq_enable();
  171. }
  172. EXPORT_SYMBOL(arch_local_irq_restore);
  173. #endif /* CONFIG_PPC64 */
  174. int arch_show_interrupts(struct seq_file *p, int prec)
  175. {
  176. int j;
  177. #if defined(CONFIG_PPC32) && defined(CONFIG_TAU_INT)
  178. if (tau_initialized) {
  179. seq_printf(p, "%*s: ", prec, "TAU");
  180. for_each_online_cpu(j)
  181. seq_printf(p, "%10u ", tau_interrupts(j));
  182. seq_puts(p, " PowerPC Thermal Assist (cpu temp)\n");
  183. }
  184. #endif /* CONFIG_PPC32 && CONFIG_TAU_INT */
  185. seq_printf(p, "%*s: ", prec, "LOC");
  186. for_each_online_cpu(j)
  187. seq_printf(p, "%10u ", per_cpu(irq_stat, j).timer_irqs);
  188. seq_printf(p, " Local timer interrupts\n");
  189. seq_printf(p, "%*s: ", prec, "SPU");
  190. for_each_online_cpu(j)
  191. seq_printf(p, "%10u ", per_cpu(irq_stat, j).spurious_irqs);
  192. seq_printf(p, " Spurious interrupts\n");
  193. seq_printf(p, "%*s: ", prec, "CNT");
  194. for_each_online_cpu(j)
  195. seq_printf(p, "%10u ", per_cpu(irq_stat, j).pmu_irqs);
  196. seq_printf(p, " Performance monitoring interrupts\n");
  197. seq_printf(p, "%*s: ", prec, "MCE");
  198. for_each_online_cpu(j)
  199. seq_printf(p, "%10u ", per_cpu(irq_stat, j).mce_exceptions);
  200. seq_printf(p, " Machine check exceptions\n");
  201. return 0;
  202. }
  203. /*
  204. * /proc/stat helpers
  205. */
  206. u64 arch_irq_stat_cpu(unsigned int cpu)
  207. {
  208. u64 sum = per_cpu(irq_stat, cpu).timer_irqs;
  209. sum += per_cpu(irq_stat, cpu).pmu_irqs;
  210. sum += per_cpu(irq_stat, cpu).mce_exceptions;
  211. sum += per_cpu(irq_stat, cpu).spurious_irqs;
  212. return sum;
  213. }
  214. #ifdef CONFIG_HOTPLUG_CPU
  215. void migrate_irqs(void)
  216. {
  217. struct irq_desc *desc;
  218. unsigned int irq;
  219. static int warned;
  220. cpumask_var_t mask;
  221. const struct cpumask *map = cpu_online_mask;
  222. alloc_cpumask_var(&mask, GFP_KERNEL);
  223. for_each_irq(irq) {
  224. struct irq_data *data;
  225. struct irq_chip *chip;
  226. desc = irq_to_desc(irq);
  227. if (!desc)
  228. continue;
  229. data = irq_desc_get_irq_data(desc);
  230. if (irqd_is_per_cpu(data))
  231. continue;
  232. chip = irq_data_get_irq_chip(data);
  233. cpumask_and(mask, data->affinity, map);
  234. if (cpumask_any(mask) >= nr_cpu_ids) {
  235. printk("Breaking affinity for irq %i\n", irq);
  236. cpumask_copy(mask, map);
  237. }
  238. if (chip->irq_set_affinity)
  239. chip->irq_set_affinity(data, mask, true);
  240. else if (desc->action && !(warned++))
  241. printk("Cannot set affinity for irq %i\n", irq);
  242. }
  243. free_cpumask_var(mask);
  244. local_irq_enable();
  245. mdelay(1);
  246. local_irq_disable();
  247. }
  248. #endif
  249. static inline void handle_one_irq(unsigned int irq)
  250. {
  251. struct thread_info *curtp, *irqtp;
  252. unsigned long saved_sp_limit;
  253. struct irq_desc *desc;
  254. /* Switch to the irq stack to handle this */
  255. curtp = current_thread_info();
  256. irqtp = hardirq_ctx[smp_processor_id()];
  257. if (curtp == irqtp) {
  258. /* We're already on the irq stack, just handle it */
  259. generic_handle_irq(irq);
  260. return;
  261. }
  262. desc = irq_to_desc(irq);
  263. saved_sp_limit = current->thread.ksp_limit;
  264. irqtp->task = curtp->task;
  265. irqtp->flags = 0;
  266. /* Copy the softirq bits in preempt_count so that the
  267. * softirq checks work in the hardirq context. */
  268. irqtp->preempt_count = (irqtp->preempt_count & ~SOFTIRQ_MASK) |
  269. (curtp->preempt_count & SOFTIRQ_MASK);
  270. current->thread.ksp_limit = (unsigned long)irqtp +
  271. _ALIGN_UP(sizeof(struct thread_info), 16);
  272. call_handle_irq(irq, desc, irqtp, desc->handle_irq);
  273. current->thread.ksp_limit = saved_sp_limit;
  274. irqtp->task = NULL;
  275. /* Set any flag that may have been set on the
  276. * alternate stack
  277. */
  278. if (irqtp->flags)
  279. set_bits(irqtp->flags, &curtp->flags);
  280. }
  281. static inline void check_stack_overflow(void)
  282. {
  283. #ifdef CONFIG_DEBUG_STACKOVERFLOW
  284. long sp;
  285. sp = __get_SP() & (THREAD_SIZE-1);
  286. /* check for stack overflow: is there less than 2KB free? */
  287. if (unlikely(sp < (sizeof(struct thread_info) + 2048))) {
  288. printk("do_IRQ: stack overflow: %ld\n",
  289. sp - sizeof(struct thread_info));
  290. dump_stack();
  291. }
  292. #endif
  293. }
  294. void do_IRQ(struct pt_regs *regs)
  295. {
  296. struct pt_regs *old_regs = set_irq_regs(regs);
  297. unsigned int irq;
  298. trace_irq_entry(regs);
  299. irq_enter();
  300. check_stack_overflow();
  301. irq = ppc_md.get_irq();
  302. if (irq != NO_IRQ && irq != NO_IRQ_IGNORE)
  303. handle_one_irq(irq);
  304. else if (irq != NO_IRQ_IGNORE)
  305. __get_cpu_var(irq_stat).spurious_irqs++;
  306. irq_exit();
  307. set_irq_regs(old_regs);
  308. #ifdef CONFIG_PPC_ISERIES
  309. if (firmware_has_feature(FW_FEATURE_ISERIES) &&
  310. get_lppaca()->int_dword.fields.decr_int) {
  311. get_lppaca()->int_dword.fields.decr_int = 0;
  312. /* Signal a fake decrementer interrupt */
  313. timer_interrupt(regs);
  314. }
  315. #endif
  316. trace_irq_exit(regs);
  317. }
  318. void __init init_IRQ(void)
  319. {
  320. if (ppc_md.init_IRQ)
  321. ppc_md.init_IRQ();
  322. exc_lvl_ctx_init();
  323. irq_ctx_init();
  324. }
  325. #if defined(CONFIG_BOOKE) || defined(CONFIG_40x)
  326. struct thread_info *critirq_ctx[NR_CPUS] __read_mostly;
  327. struct thread_info *dbgirq_ctx[NR_CPUS] __read_mostly;
  328. struct thread_info *mcheckirq_ctx[NR_CPUS] __read_mostly;
  329. void exc_lvl_ctx_init(void)
  330. {
  331. struct thread_info *tp;
  332. int i, cpu_nr;
  333. for_each_possible_cpu(i) {
  334. #ifdef CONFIG_PPC64
  335. cpu_nr = i;
  336. #else
  337. cpu_nr = get_hard_smp_processor_id(i);
  338. #endif
  339. memset((void *)critirq_ctx[cpu_nr], 0, THREAD_SIZE);
  340. tp = critirq_ctx[cpu_nr];
  341. tp->cpu = cpu_nr;
  342. tp->preempt_count = 0;
  343. #ifdef CONFIG_BOOKE
  344. memset((void *)dbgirq_ctx[cpu_nr], 0, THREAD_SIZE);
  345. tp = dbgirq_ctx[cpu_nr];
  346. tp->cpu = cpu_nr;
  347. tp->preempt_count = 0;
  348. memset((void *)mcheckirq_ctx[cpu_nr], 0, THREAD_SIZE);
  349. tp = mcheckirq_ctx[cpu_nr];
  350. tp->cpu = cpu_nr;
  351. tp->preempt_count = HARDIRQ_OFFSET;
  352. #endif
  353. }
  354. }
  355. #endif
  356. struct thread_info *softirq_ctx[NR_CPUS] __read_mostly;
  357. struct thread_info *hardirq_ctx[NR_CPUS] __read_mostly;
  358. void irq_ctx_init(void)
  359. {
  360. struct thread_info *tp;
  361. int i;
  362. for_each_possible_cpu(i) {
  363. memset((void *)softirq_ctx[i], 0, THREAD_SIZE);
  364. tp = softirq_ctx[i];
  365. tp->cpu = i;
  366. tp->preempt_count = 0;
  367. memset((void *)hardirq_ctx[i], 0, THREAD_SIZE);
  368. tp = hardirq_ctx[i];
  369. tp->cpu = i;
  370. tp->preempt_count = HARDIRQ_OFFSET;
  371. }
  372. }
  373. static inline void do_softirq_onstack(void)
  374. {
  375. struct thread_info *curtp, *irqtp;
  376. unsigned long saved_sp_limit = current->thread.ksp_limit;
  377. curtp = current_thread_info();
  378. irqtp = softirq_ctx[smp_processor_id()];
  379. irqtp->task = curtp->task;
  380. current->thread.ksp_limit = (unsigned long)irqtp +
  381. _ALIGN_UP(sizeof(struct thread_info), 16);
  382. call_do_softirq(irqtp);
  383. current->thread.ksp_limit = saved_sp_limit;
  384. irqtp->task = NULL;
  385. }
  386. void do_softirq(void)
  387. {
  388. unsigned long flags;
  389. if (in_interrupt())
  390. return;
  391. local_irq_save(flags);
  392. if (local_softirq_pending())
  393. do_softirq_onstack();
  394. local_irq_restore(flags);
  395. }
  396. /*
  397. * IRQ controller and virtual interrupts
  398. */
  399. static LIST_HEAD(irq_hosts);
  400. static DEFINE_RAW_SPINLOCK(irq_big_lock);
  401. static unsigned int revmap_trees_allocated;
  402. static DEFINE_MUTEX(revmap_trees_mutex);
  403. struct irq_map_entry irq_map[NR_IRQS];
  404. static unsigned int irq_virq_count = NR_IRQS;
  405. static struct irq_host *irq_default_host;
  406. irq_hw_number_t virq_to_hw(unsigned int virq)
  407. {
  408. return irq_map[virq].hwirq;
  409. }
  410. EXPORT_SYMBOL_GPL(virq_to_hw);
  411. static int default_irq_host_match(struct irq_host *h, struct device_node *np)
  412. {
  413. return h->of_node != NULL && h->of_node == np;
  414. }
  415. struct irq_host *irq_alloc_host(struct device_node *of_node,
  416. unsigned int revmap_type,
  417. unsigned int revmap_arg,
  418. struct irq_host_ops *ops,
  419. irq_hw_number_t inval_irq)
  420. {
  421. struct irq_host *host;
  422. unsigned int size = sizeof(struct irq_host);
  423. unsigned int i;
  424. unsigned int *rmap;
  425. unsigned long flags;
  426. /* Allocate structure and revmap table if using linear mapping */
  427. if (revmap_type == IRQ_HOST_MAP_LINEAR)
  428. size += revmap_arg * sizeof(unsigned int);
  429. host = zalloc_maybe_bootmem(size, GFP_KERNEL);
  430. if (host == NULL)
  431. return NULL;
  432. /* Fill structure */
  433. host->revmap_type = revmap_type;
  434. host->inval_irq = inval_irq;
  435. host->ops = ops;
  436. host->of_node = of_node_get(of_node);
  437. if (host->ops->match == NULL)
  438. host->ops->match = default_irq_host_match;
  439. raw_spin_lock_irqsave(&irq_big_lock, flags);
  440. /* If it's a legacy controller, check for duplicates and
  441. * mark it as allocated (we use irq 0 host pointer for that
  442. */
  443. if (revmap_type == IRQ_HOST_MAP_LEGACY) {
  444. if (irq_map[0].host != NULL) {
  445. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  446. /* If we are early boot, we can't free the structure,
  447. * too bad...
  448. * this will be fixed once slab is made available early
  449. * instead of the current cruft
  450. */
  451. if (mem_init_done) {
  452. of_node_put(host->of_node);
  453. kfree(host);
  454. }
  455. return NULL;
  456. }
  457. irq_map[0].host = host;
  458. }
  459. list_add(&host->link, &irq_hosts);
  460. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  461. /* Additional setups per revmap type */
  462. switch(revmap_type) {
  463. case IRQ_HOST_MAP_LEGACY:
  464. /* 0 is always the invalid number for legacy */
  465. host->inval_irq = 0;
  466. /* setup us as the host for all legacy interrupts */
  467. for (i = 1; i < NUM_ISA_INTERRUPTS; i++) {
  468. irq_map[i].hwirq = i;
  469. smp_wmb();
  470. irq_map[i].host = host;
  471. smp_wmb();
  472. /* Clear norequest flags */
  473. irq_clear_status_flags(i, IRQ_NOREQUEST);
  474. /* Legacy flags are left to default at this point,
  475. * one can then use irq_create_mapping() to
  476. * explicitly change them
  477. */
  478. ops->map(host, i, i);
  479. }
  480. break;
  481. case IRQ_HOST_MAP_LINEAR:
  482. rmap = (unsigned int *)(host + 1);
  483. for (i = 0; i < revmap_arg; i++)
  484. rmap[i] = NO_IRQ;
  485. host->revmap_data.linear.size = revmap_arg;
  486. smp_wmb();
  487. host->revmap_data.linear.revmap = rmap;
  488. break;
  489. default:
  490. break;
  491. }
  492. pr_debug("irq: Allocated host of type %d @0x%p\n", revmap_type, host);
  493. return host;
  494. }
  495. struct irq_host *irq_find_host(struct device_node *node)
  496. {
  497. struct irq_host *h, *found = NULL;
  498. unsigned long flags;
  499. /* We might want to match the legacy controller last since
  500. * it might potentially be set to match all interrupts in
  501. * the absence of a device node. This isn't a problem so far
  502. * yet though...
  503. */
  504. raw_spin_lock_irqsave(&irq_big_lock, flags);
  505. list_for_each_entry(h, &irq_hosts, link)
  506. if (h->ops->match(h, node)) {
  507. found = h;
  508. break;
  509. }
  510. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  511. return found;
  512. }
  513. EXPORT_SYMBOL_GPL(irq_find_host);
  514. void irq_set_default_host(struct irq_host *host)
  515. {
  516. pr_debug("irq: Default host set to @0x%p\n", host);
  517. irq_default_host = host;
  518. }
  519. void irq_set_virq_count(unsigned int count)
  520. {
  521. pr_debug("irq: Trying to set virq count to %d\n", count);
  522. BUG_ON(count < NUM_ISA_INTERRUPTS);
  523. if (count < NR_IRQS)
  524. irq_virq_count = count;
  525. }
  526. static int irq_setup_virq(struct irq_host *host, unsigned int virq,
  527. irq_hw_number_t hwirq)
  528. {
  529. int res;
  530. res = irq_alloc_desc_at(virq, 0);
  531. if (res != virq) {
  532. pr_debug("irq: -> allocating desc failed\n");
  533. goto error;
  534. }
  535. irq_clear_status_flags(virq, IRQ_NOREQUEST);
  536. /* map it */
  537. smp_wmb();
  538. irq_map[virq].hwirq = hwirq;
  539. smp_mb();
  540. if (host->ops->map(host, virq, hwirq)) {
  541. pr_debug("irq: -> mapping failed, freeing\n");
  542. goto errdesc;
  543. }
  544. return 0;
  545. errdesc:
  546. irq_free_descs(virq, 1);
  547. error:
  548. irq_free_virt(virq, 1);
  549. return -1;
  550. }
  551. unsigned int irq_create_direct_mapping(struct irq_host *host)
  552. {
  553. unsigned int virq;
  554. if (host == NULL)
  555. host = irq_default_host;
  556. BUG_ON(host == NULL);
  557. WARN_ON(host->revmap_type != IRQ_HOST_MAP_NOMAP);
  558. virq = irq_alloc_virt(host, 1, 0);
  559. if (virq == NO_IRQ) {
  560. pr_debug("irq: create_direct virq allocation failed\n");
  561. return NO_IRQ;
  562. }
  563. pr_debug("irq: create_direct obtained virq %d\n", virq);
  564. if (irq_setup_virq(host, virq, virq))
  565. return NO_IRQ;
  566. return virq;
  567. }
  568. unsigned int irq_create_mapping(struct irq_host *host,
  569. irq_hw_number_t hwirq)
  570. {
  571. unsigned int virq, hint;
  572. pr_debug("irq: irq_create_mapping(0x%p, 0x%lx)\n", host, hwirq);
  573. /* Look for default host if nececssary */
  574. if (host == NULL)
  575. host = irq_default_host;
  576. if (host == NULL) {
  577. printk(KERN_WARNING "irq_create_mapping called for"
  578. " NULL host, hwirq=%lx\n", hwirq);
  579. WARN_ON(1);
  580. return NO_IRQ;
  581. }
  582. pr_debug("irq: -> using host @%p\n", host);
  583. /* Check if mapping already exist, if it does, call
  584. * host->ops->map() to update the flags
  585. */
  586. virq = irq_find_mapping(host, hwirq);
  587. if (virq != NO_IRQ) {
  588. if (host->ops->remap)
  589. host->ops->remap(host, virq, hwirq);
  590. pr_debug("irq: -> existing mapping on virq %d\n", virq);
  591. return virq;
  592. }
  593. /* Get a virtual interrupt number */
  594. if (host->revmap_type == IRQ_HOST_MAP_LEGACY) {
  595. /* Handle legacy */
  596. virq = (unsigned int)hwirq;
  597. if (virq == 0 || virq >= NUM_ISA_INTERRUPTS)
  598. return NO_IRQ;
  599. return virq;
  600. } else {
  601. /* Allocate a virtual interrupt number */
  602. hint = hwirq % irq_virq_count;
  603. virq = irq_alloc_virt(host, 1, hint);
  604. if (virq == NO_IRQ) {
  605. pr_debug("irq: -> virq allocation failed\n");
  606. return NO_IRQ;
  607. }
  608. }
  609. if (irq_setup_virq(host, virq, hwirq))
  610. return NO_IRQ;
  611. printk(KERN_DEBUG "irq: irq %lu on host %s mapped to virtual irq %u\n",
  612. hwirq, host->of_node ? host->of_node->full_name : "null", virq);
  613. return virq;
  614. }
  615. EXPORT_SYMBOL_GPL(irq_create_mapping);
  616. unsigned int irq_create_of_mapping(struct device_node *controller,
  617. const u32 *intspec, unsigned int intsize)
  618. {
  619. struct irq_host *host;
  620. irq_hw_number_t hwirq;
  621. unsigned int type = IRQ_TYPE_NONE;
  622. unsigned int virq;
  623. if (controller == NULL)
  624. host = irq_default_host;
  625. else
  626. host = irq_find_host(controller);
  627. if (host == NULL) {
  628. printk(KERN_WARNING "irq: no irq host found for %s !\n",
  629. controller->full_name);
  630. return NO_IRQ;
  631. }
  632. /* If host has no translation, then we assume interrupt line */
  633. if (host->ops->xlate == NULL)
  634. hwirq = intspec[0];
  635. else {
  636. if (host->ops->xlate(host, controller, intspec, intsize,
  637. &hwirq, &type))
  638. return NO_IRQ;
  639. }
  640. /* Create mapping */
  641. virq = irq_create_mapping(host, hwirq);
  642. if (virq == NO_IRQ)
  643. return virq;
  644. /* Set type if specified and different than the current one */
  645. if (type != IRQ_TYPE_NONE &&
  646. type != (irqd_get_trigger_type(irq_get_irq_data(virq))))
  647. irq_set_irq_type(virq, type);
  648. return virq;
  649. }
  650. EXPORT_SYMBOL_GPL(irq_create_of_mapping);
  651. void irq_dispose_mapping(unsigned int virq)
  652. {
  653. struct irq_host *host;
  654. irq_hw_number_t hwirq;
  655. if (virq == NO_IRQ)
  656. return;
  657. host = irq_map[virq].host;
  658. WARN_ON (host == NULL);
  659. if (host == NULL)
  660. return;
  661. /* Never unmap legacy interrupts */
  662. if (host->revmap_type == IRQ_HOST_MAP_LEGACY)
  663. return;
  664. /* remove chip and handler */
  665. irq_set_chip_and_handler(virq, NULL, NULL);
  666. /* Make sure it's completed */
  667. synchronize_irq(virq);
  668. /* Tell the PIC about it */
  669. if (host->ops->unmap)
  670. host->ops->unmap(host, virq);
  671. smp_mb();
  672. /* Clear reverse map */
  673. hwirq = irq_map[virq].hwirq;
  674. switch(host->revmap_type) {
  675. case IRQ_HOST_MAP_LINEAR:
  676. if (hwirq < host->revmap_data.linear.size)
  677. host->revmap_data.linear.revmap[hwirq] = NO_IRQ;
  678. break;
  679. case IRQ_HOST_MAP_TREE:
  680. /*
  681. * Check if radix tree allocated yet, if not then nothing to
  682. * remove.
  683. */
  684. smp_rmb();
  685. if (revmap_trees_allocated < 1)
  686. break;
  687. mutex_lock(&revmap_trees_mutex);
  688. radix_tree_delete(&host->revmap_data.tree, hwirq);
  689. mutex_unlock(&revmap_trees_mutex);
  690. break;
  691. }
  692. /* Destroy map */
  693. smp_mb();
  694. irq_map[virq].hwirq = host->inval_irq;
  695. irq_set_status_flags(virq, IRQ_NOREQUEST);
  696. irq_free_descs(virq, 1);
  697. /* Free it */
  698. irq_free_virt(virq, 1);
  699. }
  700. EXPORT_SYMBOL_GPL(irq_dispose_mapping);
  701. unsigned int irq_find_mapping(struct irq_host *host,
  702. irq_hw_number_t hwirq)
  703. {
  704. unsigned int i;
  705. unsigned int hint = hwirq % irq_virq_count;
  706. /* Look for default host if nececssary */
  707. if (host == NULL)
  708. host = irq_default_host;
  709. if (host == NULL)
  710. return NO_IRQ;
  711. /* legacy -> bail early */
  712. if (host->revmap_type == IRQ_HOST_MAP_LEGACY)
  713. return hwirq;
  714. /* Slow path does a linear search of the map */
  715. if (hint < NUM_ISA_INTERRUPTS)
  716. hint = NUM_ISA_INTERRUPTS;
  717. i = hint;
  718. do {
  719. if (irq_map[i].host == host &&
  720. irq_map[i].hwirq == hwirq)
  721. return i;
  722. i++;
  723. if (i >= irq_virq_count)
  724. i = NUM_ISA_INTERRUPTS;
  725. } while(i != hint);
  726. return NO_IRQ;
  727. }
  728. EXPORT_SYMBOL_GPL(irq_find_mapping);
  729. unsigned int irq_radix_revmap_lookup(struct irq_host *host,
  730. irq_hw_number_t hwirq)
  731. {
  732. struct irq_map_entry *ptr;
  733. unsigned int virq;
  734. WARN_ON(host->revmap_type != IRQ_HOST_MAP_TREE);
  735. /*
  736. * Check if the radix tree exists and has bee initialized.
  737. * If not, we fallback to slow mode
  738. */
  739. if (revmap_trees_allocated < 2)
  740. return irq_find_mapping(host, hwirq);
  741. /* Now try to resolve */
  742. /*
  743. * No rcu_read_lock(ing) needed, the ptr returned can't go under us
  744. * as it's referencing an entry in the static irq_map table.
  745. */
  746. ptr = radix_tree_lookup(&host->revmap_data.tree, hwirq);
  747. /*
  748. * If found in radix tree, then fine.
  749. * Else fallback to linear lookup - this should not happen in practice
  750. * as it means that we failed to insert the node in the radix tree.
  751. */
  752. if (ptr)
  753. virq = ptr - irq_map;
  754. else
  755. virq = irq_find_mapping(host, hwirq);
  756. return virq;
  757. }
  758. void irq_radix_revmap_insert(struct irq_host *host, unsigned int virq,
  759. irq_hw_number_t hwirq)
  760. {
  761. WARN_ON(host->revmap_type != IRQ_HOST_MAP_TREE);
  762. /*
  763. * Check if the radix tree exists yet.
  764. * If not, then the irq will be inserted into the tree when it gets
  765. * initialized.
  766. */
  767. smp_rmb();
  768. if (revmap_trees_allocated < 1)
  769. return;
  770. if (virq != NO_IRQ) {
  771. mutex_lock(&revmap_trees_mutex);
  772. radix_tree_insert(&host->revmap_data.tree, hwirq,
  773. &irq_map[virq]);
  774. mutex_unlock(&revmap_trees_mutex);
  775. }
  776. }
  777. unsigned int irq_linear_revmap(struct irq_host *host,
  778. irq_hw_number_t hwirq)
  779. {
  780. unsigned int *revmap;
  781. WARN_ON(host->revmap_type != IRQ_HOST_MAP_LINEAR);
  782. /* Check revmap bounds */
  783. if (unlikely(hwirq >= host->revmap_data.linear.size))
  784. return irq_find_mapping(host, hwirq);
  785. /* Check if revmap was allocated */
  786. revmap = host->revmap_data.linear.revmap;
  787. if (unlikely(revmap == NULL))
  788. return irq_find_mapping(host, hwirq);
  789. /* Fill up revmap with slow path if no mapping found */
  790. if (unlikely(revmap[hwirq] == NO_IRQ))
  791. revmap[hwirq] = irq_find_mapping(host, hwirq);
  792. return revmap[hwirq];
  793. }
  794. unsigned int irq_alloc_virt(struct irq_host *host,
  795. unsigned int count,
  796. unsigned int hint)
  797. {
  798. unsigned long flags;
  799. unsigned int i, j, found = NO_IRQ;
  800. if (count == 0 || count > (irq_virq_count - NUM_ISA_INTERRUPTS))
  801. return NO_IRQ;
  802. raw_spin_lock_irqsave(&irq_big_lock, flags);
  803. /* Use hint for 1 interrupt if any */
  804. if (count == 1 && hint >= NUM_ISA_INTERRUPTS &&
  805. hint < irq_virq_count && irq_map[hint].host == NULL) {
  806. found = hint;
  807. goto hint_found;
  808. }
  809. /* Look for count consecutive numbers in the allocatable
  810. * (non-legacy) space
  811. */
  812. for (i = NUM_ISA_INTERRUPTS, j = 0; i < irq_virq_count; i++) {
  813. if (irq_map[i].host != NULL)
  814. j = 0;
  815. else
  816. j++;
  817. if (j == count) {
  818. found = i - count + 1;
  819. break;
  820. }
  821. }
  822. if (found == NO_IRQ) {
  823. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  824. return NO_IRQ;
  825. }
  826. hint_found:
  827. for (i = found; i < (found + count); i++) {
  828. irq_map[i].hwirq = host->inval_irq;
  829. smp_wmb();
  830. irq_map[i].host = host;
  831. }
  832. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  833. return found;
  834. }
  835. void irq_free_virt(unsigned int virq, unsigned int count)
  836. {
  837. unsigned long flags;
  838. unsigned int i;
  839. WARN_ON (virq < NUM_ISA_INTERRUPTS);
  840. WARN_ON (count == 0 || (virq + count) > irq_virq_count);
  841. raw_spin_lock_irqsave(&irq_big_lock, flags);
  842. for (i = virq; i < (virq + count); i++) {
  843. struct irq_host *host;
  844. if (i < NUM_ISA_INTERRUPTS ||
  845. (virq + count) > irq_virq_count)
  846. continue;
  847. host = irq_map[i].host;
  848. irq_map[i].hwirq = host->inval_irq;
  849. smp_wmb();
  850. irq_map[i].host = NULL;
  851. }
  852. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  853. }
  854. int arch_early_irq_init(void)
  855. {
  856. return 0;
  857. }
  858. /* We need to create the radix trees late */
  859. static int irq_late_init(void)
  860. {
  861. struct irq_host *h;
  862. unsigned int i;
  863. /*
  864. * No mutual exclusion with respect to accessors of the tree is needed
  865. * here as the synchronization is done via the state variable
  866. * revmap_trees_allocated.
  867. */
  868. list_for_each_entry(h, &irq_hosts, link) {
  869. if (h->revmap_type == IRQ_HOST_MAP_TREE)
  870. INIT_RADIX_TREE(&h->revmap_data.tree, GFP_KERNEL);
  871. }
  872. /*
  873. * Make sure the radix trees inits are visible before setting
  874. * the flag
  875. */
  876. smp_wmb();
  877. revmap_trees_allocated = 1;
  878. /*
  879. * Insert the reverse mapping for those interrupts already present
  880. * in irq_map[].
  881. */
  882. mutex_lock(&revmap_trees_mutex);
  883. for (i = 0; i < irq_virq_count; i++) {
  884. if (irq_map[i].host &&
  885. (irq_map[i].host->revmap_type == IRQ_HOST_MAP_TREE))
  886. radix_tree_insert(&irq_map[i].host->revmap_data.tree,
  887. irq_map[i].hwirq, &irq_map[i]);
  888. }
  889. mutex_unlock(&revmap_trees_mutex);
  890. /*
  891. * Make sure the radix trees insertions are visible before setting
  892. * the flag
  893. */
  894. smp_wmb();
  895. revmap_trees_allocated = 2;
  896. return 0;
  897. }
  898. arch_initcall(irq_late_init);
  899. #ifdef CONFIG_VIRQ_DEBUG
  900. static int virq_debug_show(struct seq_file *m, void *private)
  901. {
  902. unsigned long flags;
  903. struct irq_desc *desc;
  904. const char *p;
  905. static const char none[] = "none";
  906. int i;
  907. seq_printf(m, "%-5s %-7s %-15s %s\n", "virq", "hwirq",
  908. "chip name", "host name");
  909. for (i = 1; i < nr_irqs; i++) {
  910. desc = irq_to_desc(i);
  911. if (!desc)
  912. continue;
  913. raw_spin_lock_irqsave(&desc->lock, flags);
  914. if (desc->action && desc->action->handler) {
  915. struct irq_chip *chip;
  916. seq_printf(m, "%5d ", i);
  917. seq_printf(m, "0x%05lx ", virq_to_hw(i));
  918. chip = irq_desc_get_chip(desc);
  919. if (chip && chip->name)
  920. p = chip->name;
  921. else
  922. p = none;
  923. seq_printf(m, "%-15s ", p);
  924. if (irq_map[i].host && irq_map[i].host->of_node)
  925. p = irq_map[i].host->of_node->full_name;
  926. else
  927. p = none;
  928. seq_printf(m, "%s\n", p);
  929. }
  930. raw_spin_unlock_irqrestore(&desc->lock, flags);
  931. }
  932. return 0;
  933. }
  934. static int virq_debug_open(struct inode *inode, struct file *file)
  935. {
  936. return single_open(file, virq_debug_show, inode->i_private);
  937. }
  938. static const struct file_operations virq_debug_fops = {
  939. .open = virq_debug_open,
  940. .read = seq_read,
  941. .llseek = seq_lseek,
  942. .release = single_release,
  943. };
  944. static int __init irq_debugfs_init(void)
  945. {
  946. if (debugfs_create_file("virq_mapping", S_IRUGO, powerpc_debugfs_root,
  947. NULL, &virq_debug_fops) == NULL)
  948. return -ENOMEM;
  949. return 0;
  950. }
  951. __initcall(irq_debugfs_init);
  952. #endif /* CONFIG_VIRQ_DEBUG */
  953. #ifdef CONFIG_PPC64
  954. static int __init setup_noirqdistrib(char *str)
  955. {
  956. distribute_irqs = 0;
  957. return 1;
  958. }
  959. __setup("noirqdistrib", setup_noirqdistrib);
  960. #endif /* CONFIG_PPC64 */