video1394.c 42 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523
  1. /*
  2. * video1394.c - video driver for OHCI 1394 boards
  3. * Copyright (C)1999,2000 Sebastien Rougeaux <sebastien.rougeaux@anu.edu.au>
  4. * Peter Schlaile <udbz@rz.uni-karlsruhe.de>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software Foundation,
  18. * Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  19. *
  20. * NOTES:
  21. *
  22. * ioctl return codes:
  23. * EFAULT is only for invalid address for the argp
  24. * EINVAL for out of range values
  25. * EBUSY when trying to use an already used resource
  26. * ESRCH when trying to free/stop a not used resource
  27. * EAGAIN for resource allocation failure that could perhaps succeed later
  28. * ENOTTY for unsupported ioctl request
  29. *
  30. */
  31. #include <linux/kernel.h>
  32. #include <linux/list.h>
  33. #include <linux/slab.h>
  34. #include <linux/interrupt.h>
  35. #include <linux/wait.h>
  36. #include <linux/errno.h>
  37. #include <linux/module.h>
  38. #include <linux/init.h>
  39. #include <linux/pci.h>
  40. #include <linux/fs.h>
  41. #include <linux/poll.h>
  42. #include <linux/smp_lock.h>
  43. #include <linux/delay.h>
  44. #include <linux/bitops.h>
  45. #include <linux/types.h>
  46. #include <linux/vmalloc.h>
  47. #include <linux/timex.h>
  48. #include <linux/mm.h>
  49. #include <linux/compat.h>
  50. #include <linux/cdev.h>
  51. #include "dma.h"
  52. #include "highlevel.h"
  53. #include "hosts.h"
  54. #include "ieee1394.h"
  55. #include "ieee1394_core.h"
  56. #include "ieee1394_hotplug.h"
  57. #include "ieee1394_types.h"
  58. #include "nodemgr.h"
  59. #include "ohci1394.h"
  60. #include "video1394.h"
  61. #define ISO_CHANNELS 64
  62. struct it_dma_prg {
  63. struct dma_cmd begin;
  64. quadlet_t data[4];
  65. struct dma_cmd end;
  66. quadlet_t pad[4]; /* FIXME: quick hack for memory alignment */
  67. };
  68. struct dma_iso_ctx {
  69. struct ti_ohci *ohci;
  70. int type; /* OHCI_ISO_TRANSMIT or OHCI_ISO_RECEIVE */
  71. struct ohci1394_iso_tasklet iso_tasklet;
  72. int channel;
  73. int ctx;
  74. int last_buffer;
  75. int * next_buffer; /* For ISO Transmit of video packets
  76. to write the correct SYT field
  77. into the next block */
  78. unsigned int num_desc;
  79. unsigned int buf_size;
  80. unsigned int frame_size;
  81. unsigned int packet_size;
  82. unsigned int left_size;
  83. unsigned int nb_cmd;
  84. struct dma_region dma;
  85. struct dma_prog_region *prg_reg;
  86. struct dma_cmd **ir_prg;
  87. struct it_dma_prg **it_prg;
  88. unsigned int *buffer_status;
  89. unsigned int *buffer_prg_assignment;
  90. struct timeval *buffer_time; /* time when the buffer was received */
  91. unsigned int *last_used_cmd; /* For ISO Transmit with
  92. variable sized packets only ! */
  93. int ctrlClear;
  94. int ctrlSet;
  95. int cmdPtr;
  96. int ctxMatch;
  97. wait_queue_head_t waitq;
  98. spinlock_t lock;
  99. unsigned int syt_offset;
  100. int flags;
  101. struct list_head link;
  102. };
  103. struct file_ctx {
  104. struct ti_ohci *ohci;
  105. struct list_head context_list;
  106. struct dma_iso_ctx *current_ctx;
  107. };
  108. #ifdef CONFIG_IEEE1394_VERBOSEDEBUG
  109. #define VIDEO1394_DEBUG
  110. #endif
  111. #ifdef DBGMSG
  112. #undef DBGMSG
  113. #endif
  114. #ifdef VIDEO1394_DEBUG
  115. #define DBGMSG(card, fmt, args...) \
  116. printk(KERN_INFO "video1394_%d: " fmt "\n" , card , ## args)
  117. #else
  118. #define DBGMSG(card, fmt, args...) do {} while (0)
  119. #endif
  120. /* print general (card independent) information */
  121. #define PRINT_G(level, fmt, args...) \
  122. printk(level "video1394: " fmt "\n" , ## args)
  123. /* print card specific information */
  124. #define PRINT(level, card, fmt, args...) \
  125. printk(level "video1394_%d: " fmt "\n" , card , ## args)
  126. static void wakeup_dma_ir_ctx(unsigned long l);
  127. static void wakeup_dma_it_ctx(unsigned long l);
  128. static struct hpsb_highlevel video1394_highlevel;
  129. static int free_dma_iso_ctx(struct dma_iso_ctx *d)
  130. {
  131. int i;
  132. DBGMSG(d->ohci->host->id, "Freeing dma_iso_ctx %d", d->ctx);
  133. ohci1394_stop_context(d->ohci, d->ctrlClear, NULL);
  134. if (d->iso_tasklet.link.next != NULL)
  135. ohci1394_unregister_iso_tasklet(d->ohci, &d->iso_tasklet);
  136. dma_region_free(&d->dma);
  137. if (d->prg_reg) {
  138. for (i = 0; i < d->num_desc; i++)
  139. dma_prog_region_free(&d->prg_reg[i]);
  140. kfree(d->prg_reg);
  141. }
  142. kfree(d->ir_prg);
  143. kfree(d->it_prg);
  144. kfree(d->buffer_status);
  145. kfree(d->buffer_prg_assignment);
  146. kfree(d->buffer_time);
  147. kfree(d->last_used_cmd);
  148. kfree(d->next_buffer);
  149. list_del(&d->link);
  150. kfree(d);
  151. return 0;
  152. }
  153. static struct dma_iso_ctx *
  154. alloc_dma_iso_ctx(struct ti_ohci *ohci, int type, int num_desc,
  155. int buf_size, int channel, unsigned int packet_size)
  156. {
  157. struct dma_iso_ctx *d;
  158. int i;
  159. d = kzalloc(sizeof(*d), GFP_KERNEL);
  160. if (!d) {
  161. PRINT(KERN_ERR, ohci->host->id, "Failed to allocate dma_iso_ctx");
  162. return NULL;
  163. }
  164. d->ohci = ohci;
  165. d->type = type;
  166. d->channel = channel;
  167. d->num_desc = num_desc;
  168. d->frame_size = buf_size;
  169. d->buf_size = PAGE_ALIGN(buf_size);
  170. d->last_buffer = -1;
  171. INIT_LIST_HEAD(&d->link);
  172. init_waitqueue_head(&d->waitq);
  173. /* Init the regions for easy cleanup */
  174. dma_region_init(&d->dma);
  175. if (dma_region_alloc(&d->dma, (d->num_desc - 1) * d->buf_size, ohci->dev,
  176. PCI_DMA_BIDIRECTIONAL)) {
  177. PRINT(KERN_ERR, ohci->host->id, "Failed to allocate dma buffer");
  178. free_dma_iso_ctx(d);
  179. return NULL;
  180. }
  181. if (type == OHCI_ISO_RECEIVE)
  182. ohci1394_init_iso_tasklet(&d->iso_tasklet, type,
  183. wakeup_dma_ir_ctx,
  184. (unsigned long) d);
  185. else
  186. ohci1394_init_iso_tasklet(&d->iso_tasklet, type,
  187. wakeup_dma_it_ctx,
  188. (unsigned long) d);
  189. if (ohci1394_register_iso_tasklet(ohci, &d->iso_tasklet) < 0) {
  190. PRINT(KERN_ERR, ohci->host->id, "no free iso %s contexts",
  191. type == OHCI_ISO_RECEIVE ? "receive" : "transmit");
  192. free_dma_iso_ctx(d);
  193. return NULL;
  194. }
  195. d->ctx = d->iso_tasklet.context;
  196. d->prg_reg = kmalloc(d->num_desc * sizeof(*d->prg_reg), GFP_KERNEL);
  197. if (!d->prg_reg) {
  198. PRINT(KERN_ERR, ohci->host->id, "Failed to allocate ir prg regs");
  199. free_dma_iso_ctx(d);
  200. return NULL;
  201. }
  202. /* Makes for easier cleanup */
  203. for (i = 0; i < d->num_desc; i++)
  204. dma_prog_region_init(&d->prg_reg[i]);
  205. if (type == OHCI_ISO_RECEIVE) {
  206. d->ctrlSet = OHCI1394_IsoRcvContextControlSet+32*d->ctx;
  207. d->ctrlClear = OHCI1394_IsoRcvContextControlClear+32*d->ctx;
  208. d->cmdPtr = OHCI1394_IsoRcvCommandPtr+32*d->ctx;
  209. d->ctxMatch = OHCI1394_IsoRcvContextMatch+32*d->ctx;
  210. d->ir_prg = kzalloc(d->num_desc * sizeof(*d->ir_prg),
  211. GFP_KERNEL);
  212. if (!d->ir_prg) {
  213. PRINT(KERN_ERR, ohci->host->id, "Failed to allocate dma ir prg");
  214. free_dma_iso_ctx(d);
  215. return NULL;
  216. }
  217. d->nb_cmd = d->buf_size / PAGE_SIZE + 1;
  218. d->left_size = (d->frame_size % PAGE_SIZE) ?
  219. d->frame_size % PAGE_SIZE : PAGE_SIZE;
  220. for (i = 0;i < d->num_desc; i++) {
  221. if (dma_prog_region_alloc(&d->prg_reg[i], d->nb_cmd *
  222. sizeof(struct dma_cmd), ohci->dev)) {
  223. PRINT(KERN_ERR, ohci->host->id, "Failed to allocate dma ir prg");
  224. free_dma_iso_ctx(d);
  225. return NULL;
  226. }
  227. d->ir_prg[i] = (struct dma_cmd *)d->prg_reg[i].kvirt;
  228. }
  229. } else { /* OHCI_ISO_TRANSMIT */
  230. d->ctrlSet = OHCI1394_IsoXmitContextControlSet+16*d->ctx;
  231. d->ctrlClear = OHCI1394_IsoXmitContextControlClear+16*d->ctx;
  232. d->cmdPtr = OHCI1394_IsoXmitCommandPtr+16*d->ctx;
  233. d->it_prg = kzalloc(d->num_desc * sizeof(*d->it_prg),
  234. GFP_KERNEL);
  235. if (!d->it_prg) {
  236. PRINT(KERN_ERR, ohci->host->id,
  237. "Failed to allocate dma it prg");
  238. free_dma_iso_ctx(d);
  239. return NULL;
  240. }
  241. d->packet_size = packet_size;
  242. if (PAGE_SIZE % packet_size || packet_size>4096) {
  243. PRINT(KERN_ERR, ohci->host->id,
  244. "Packet size %d (page_size: %ld) "
  245. "not yet supported\n",
  246. packet_size, PAGE_SIZE);
  247. free_dma_iso_ctx(d);
  248. return NULL;
  249. }
  250. d->nb_cmd = d->frame_size / d->packet_size;
  251. if (d->frame_size % d->packet_size) {
  252. d->nb_cmd++;
  253. d->left_size = d->frame_size % d->packet_size;
  254. } else
  255. d->left_size = d->packet_size;
  256. for (i = 0; i < d->num_desc; i++) {
  257. if (dma_prog_region_alloc(&d->prg_reg[i], d->nb_cmd *
  258. sizeof(struct it_dma_prg), ohci->dev)) {
  259. PRINT(KERN_ERR, ohci->host->id, "Failed to allocate dma it prg");
  260. free_dma_iso_ctx(d);
  261. return NULL;
  262. }
  263. d->it_prg[i] = (struct it_dma_prg *)d->prg_reg[i].kvirt;
  264. }
  265. }
  266. d->buffer_status =
  267. kzalloc(d->num_desc * sizeof(*d->buffer_status), GFP_KERNEL);
  268. d->buffer_prg_assignment =
  269. kzalloc(d->num_desc * sizeof(*d->buffer_prg_assignment), GFP_KERNEL);
  270. d->buffer_time =
  271. kzalloc(d->num_desc * sizeof(*d->buffer_time), GFP_KERNEL);
  272. d->last_used_cmd =
  273. kzalloc(d->num_desc * sizeof(*d->last_used_cmd), GFP_KERNEL);
  274. d->next_buffer =
  275. kzalloc(d->num_desc * sizeof(*d->next_buffer), GFP_KERNEL);
  276. if (!d->buffer_status || !d->buffer_prg_assignment || !d->buffer_time ||
  277. !d->last_used_cmd || !d->next_buffer) {
  278. PRINT(KERN_ERR, ohci->host->id,
  279. "Failed to allocate dma_iso_ctx member");
  280. free_dma_iso_ctx(d);
  281. return NULL;
  282. }
  283. spin_lock_init(&d->lock);
  284. DBGMSG(ohci->host->id, "Iso %s DMA: %d buffers "
  285. "of size %d allocated for a frame size %d, each with %d prgs",
  286. (type == OHCI_ISO_RECEIVE) ? "receive" : "transmit",
  287. d->num_desc - 1, d->buf_size, d->frame_size, d->nb_cmd);
  288. return d;
  289. }
  290. static void reset_ir_status(struct dma_iso_ctx *d, int n)
  291. {
  292. int i;
  293. d->ir_prg[n][0].status = cpu_to_le32(4);
  294. d->ir_prg[n][1].status = cpu_to_le32(PAGE_SIZE-4);
  295. for (i = 2; i < d->nb_cmd - 1; i++)
  296. d->ir_prg[n][i].status = cpu_to_le32(PAGE_SIZE);
  297. d->ir_prg[n][i].status = cpu_to_le32(d->left_size);
  298. }
  299. static void reprogram_dma_ir_prg(struct dma_iso_ctx *d, int n, int buffer, int flags)
  300. {
  301. struct dma_cmd *ir_prg = d->ir_prg[n];
  302. unsigned long buf = (unsigned long)d->dma.kvirt + buffer * d->buf_size;
  303. int i;
  304. d->buffer_prg_assignment[n] = buffer;
  305. ir_prg[0].address = cpu_to_le32(dma_region_offset_to_bus(&d->dma, buf -
  306. (unsigned long)d->dma.kvirt));
  307. ir_prg[1].address = cpu_to_le32(dma_region_offset_to_bus(&d->dma,
  308. (buf + 4) - (unsigned long)d->dma.kvirt));
  309. for (i=2;i<d->nb_cmd-1;i++) {
  310. ir_prg[i].address = cpu_to_le32(dma_region_offset_to_bus(&d->dma,
  311. (buf+(i-1)*PAGE_SIZE) -
  312. (unsigned long)d->dma.kvirt));
  313. }
  314. ir_prg[i].control = cpu_to_le32(DMA_CTL_INPUT_MORE | DMA_CTL_UPDATE |
  315. DMA_CTL_IRQ | DMA_CTL_BRANCH | d->left_size);
  316. ir_prg[i].address = cpu_to_le32(dma_region_offset_to_bus(&d->dma,
  317. (buf+(i-1)*PAGE_SIZE) - (unsigned long)d->dma.kvirt));
  318. }
  319. static void initialize_dma_ir_prg(struct dma_iso_ctx *d, int n, int flags)
  320. {
  321. struct dma_cmd *ir_prg = d->ir_prg[n];
  322. struct dma_prog_region *ir_reg = &d->prg_reg[n];
  323. unsigned long buf = (unsigned long)d->dma.kvirt;
  324. int i;
  325. /* the first descriptor will read only 4 bytes */
  326. ir_prg[0].control = cpu_to_le32(DMA_CTL_INPUT_MORE | DMA_CTL_UPDATE |
  327. DMA_CTL_BRANCH | 4);
  328. /* set the sync flag */
  329. if (flags & VIDEO1394_SYNC_FRAMES)
  330. ir_prg[0].control |= cpu_to_le32(DMA_CTL_WAIT);
  331. ir_prg[0].address = cpu_to_le32(dma_region_offset_to_bus(&d->dma, buf -
  332. (unsigned long)d->dma.kvirt));
  333. ir_prg[0].branchAddress = cpu_to_le32((dma_prog_region_offset_to_bus(ir_reg,
  334. 1 * sizeof(struct dma_cmd)) & 0xfffffff0) | 0x1);
  335. /* If there is *not* only one DMA page per frame (hence, d->nb_cmd==2) */
  336. if (d->nb_cmd > 2) {
  337. /* The second descriptor will read PAGE_SIZE-4 bytes */
  338. ir_prg[1].control = cpu_to_le32(DMA_CTL_INPUT_MORE | DMA_CTL_UPDATE |
  339. DMA_CTL_BRANCH | (PAGE_SIZE-4));
  340. ir_prg[1].address = cpu_to_le32(dma_region_offset_to_bus(&d->dma, (buf + 4) -
  341. (unsigned long)d->dma.kvirt));
  342. ir_prg[1].branchAddress = cpu_to_le32((dma_prog_region_offset_to_bus(ir_reg,
  343. 2 * sizeof(struct dma_cmd)) & 0xfffffff0) | 0x1);
  344. for (i = 2; i < d->nb_cmd - 1; i++) {
  345. ir_prg[i].control = cpu_to_le32(DMA_CTL_INPUT_MORE | DMA_CTL_UPDATE |
  346. DMA_CTL_BRANCH | PAGE_SIZE);
  347. ir_prg[i].address = cpu_to_le32(dma_region_offset_to_bus(&d->dma,
  348. (buf+(i-1)*PAGE_SIZE) -
  349. (unsigned long)d->dma.kvirt));
  350. ir_prg[i].branchAddress =
  351. cpu_to_le32((dma_prog_region_offset_to_bus(ir_reg,
  352. (i + 1) * sizeof(struct dma_cmd)) & 0xfffffff0) | 0x1);
  353. }
  354. /* The last descriptor will generate an interrupt */
  355. ir_prg[i].control = cpu_to_le32(DMA_CTL_INPUT_MORE | DMA_CTL_UPDATE |
  356. DMA_CTL_IRQ | DMA_CTL_BRANCH | d->left_size);
  357. ir_prg[i].address = cpu_to_le32(dma_region_offset_to_bus(&d->dma,
  358. (buf+(i-1)*PAGE_SIZE) -
  359. (unsigned long)d->dma.kvirt));
  360. } else {
  361. /* Only one DMA page is used. Read d->left_size immediately and */
  362. /* generate an interrupt as this is also the last page. */
  363. ir_prg[1].control = cpu_to_le32(DMA_CTL_INPUT_MORE | DMA_CTL_UPDATE |
  364. DMA_CTL_IRQ | DMA_CTL_BRANCH | (d->left_size-4));
  365. ir_prg[1].address = cpu_to_le32(dma_region_offset_to_bus(&d->dma,
  366. (buf + 4) - (unsigned long)d->dma.kvirt));
  367. }
  368. }
  369. static void initialize_dma_ir_ctx(struct dma_iso_ctx *d, int tag, int flags)
  370. {
  371. struct ti_ohci *ohci = (struct ti_ohci *)d->ohci;
  372. int i;
  373. d->flags = flags;
  374. ohci1394_stop_context(ohci, d->ctrlClear, NULL);
  375. for (i=0;i<d->num_desc;i++) {
  376. initialize_dma_ir_prg(d, i, flags);
  377. reset_ir_status(d, i);
  378. }
  379. /* reset the ctrl register */
  380. reg_write(ohci, d->ctrlClear, 0xf0000000);
  381. /* Set bufferFill */
  382. reg_write(ohci, d->ctrlSet, 0x80000000);
  383. /* Set isoch header */
  384. if (flags & VIDEO1394_INCLUDE_ISO_HEADERS)
  385. reg_write(ohci, d->ctrlSet, 0x40000000);
  386. /* Set the context match register to match on all tags,
  387. sync for sync tag, and listen to d->channel */
  388. reg_write(ohci, d->ctxMatch, 0xf0000000|((tag&0xf)<<8)|d->channel);
  389. /* Set up isoRecvIntMask to generate interrupts */
  390. reg_write(ohci, OHCI1394_IsoRecvIntMaskSet, 1<<d->ctx);
  391. }
  392. /* find which context is listening to this channel */
  393. static struct dma_iso_ctx *
  394. find_ctx(struct list_head *list, int type, int channel)
  395. {
  396. struct dma_iso_ctx *ctx;
  397. list_for_each_entry(ctx, list, link) {
  398. if (ctx->type == type && ctx->channel == channel)
  399. return ctx;
  400. }
  401. return NULL;
  402. }
  403. static void wakeup_dma_ir_ctx(unsigned long l)
  404. {
  405. struct dma_iso_ctx *d = (struct dma_iso_ctx *) l;
  406. int i;
  407. spin_lock(&d->lock);
  408. for (i = 0; i < d->num_desc; i++) {
  409. if (d->ir_prg[i][d->nb_cmd-1].status & cpu_to_le32(0xFFFF0000)) {
  410. reset_ir_status(d, i);
  411. d->buffer_status[d->buffer_prg_assignment[i]] = VIDEO1394_BUFFER_READY;
  412. do_gettimeofday(&d->buffer_time[d->buffer_prg_assignment[i]]);
  413. }
  414. }
  415. spin_unlock(&d->lock);
  416. if (waitqueue_active(&d->waitq))
  417. wake_up_interruptible(&d->waitq);
  418. }
  419. static inline void put_timestamp(struct ti_ohci *ohci, struct dma_iso_ctx * d,
  420. int n)
  421. {
  422. unsigned char* buf = d->dma.kvirt + n * d->buf_size;
  423. u32 cycleTimer;
  424. u32 timeStamp;
  425. if (n == -1) {
  426. return;
  427. }
  428. cycleTimer = reg_read(ohci, OHCI1394_IsochronousCycleTimer);
  429. timeStamp = ((cycleTimer & 0x0fff) + d->syt_offset); /* 11059 = 450 us */
  430. timeStamp = (timeStamp % 3072 + ((timeStamp / 3072) << 12)
  431. + (cycleTimer & 0xf000)) & 0xffff;
  432. buf[6] = timeStamp >> 8;
  433. buf[7] = timeStamp & 0xff;
  434. /* if first packet is empty packet, then put timestamp into the next full one too */
  435. if ( (le32_to_cpu(d->it_prg[n][0].data[1]) >>16) == 0x008) {
  436. buf += d->packet_size;
  437. buf[6] = timeStamp >> 8;
  438. buf[7] = timeStamp & 0xff;
  439. }
  440. /* do the next buffer frame too in case of irq latency */
  441. n = d->next_buffer[n];
  442. if (n == -1) {
  443. return;
  444. }
  445. buf = d->dma.kvirt + n * d->buf_size;
  446. timeStamp += (d->last_used_cmd[n] << 12) & 0xffff;
  447. buf[6] = timeStamp >> 8;
  448. buf[7] = timeStamp & 0xff;
  449. /* if first packet is empty packet, then put timestamp into the next full one too */
  450. if ( (le32_to_cpu(d->it_prg[n][0].data[1]) >>16) == 0x008) {
  451. buf += d->packet_size;
  452. buf[6] = timeStamp >> 8;
  453. buf[7] = timeStamp & 0xff;
  454. }
  455. #if 0
  456. printk("curr: %d, next: %d, cycleTimer: %08x timeStamp: %08x\n",
  457. curr, n, cycleTimer, timeStamp);
  458. #endif
  459. }
  460. static void wakeup_dma_it_ctx(unsigned long l)
  461. {
  462. struct dma_iso_ctx *d = (struct dma_iso_ctx *) l;
  463. struct ti_ohci *ohci = d->ohci;
  464. int i;
  465. spin_lock(&d->lock);
  466. for (i = 0; i < d->num_desc; i++) {
  467. if (d->it_prg[i][d->last_used_cmd[i]].end.status &
  468. cpu_to_le32(0xFFFF0000)) {
  469. int next = d->next_buffer[i];
  470. put_timestamp(ohci, d, next);
  471. d->it_prg[i][d->last_used_cmd[i]].end.status = 0;
  472. d->buffer_status[d->buffer_prg_assignment[i]] = VIDEO1394_BUFFER_READY;
  473. }
  474. }
  475. spin_unlock(&d->lock);
  476. if (waitqueue_active(&d->waitq))
  477. wake_up_interruptible(&d->waitq);
  478. }
  479. static void reprogram_dma_it_prg(struct dma_iso_ctx *d, int n, int buffer)
  480. {
  481. struct it_dma_prg *it_prg = d->it_prg[n];
  482. unsigned long buf = (unsigned long)d->dma.kvirt + buffer * d->buf_size;
  483. int i;
  484. d->buffer_prg_assignment[n] = buffer;
  485. for (i=0;i<d->nb_cmd;i++) {
  486. it_prg[i].end.address =
  487. cpu_to_le32(dma_region_offset_to_bus(&d->dma,
  488. (buf+i*d->packet_size) - (unsigned long)d->dma.kvirt));
  489. }
  490. }
  491. static void initialize_dma_it_prg(struct dma_iso_ctx *d, int n, int sync_tag)
  492. {
  493. struct it_dma_prg *it_prg = d->it_prg[n];
  494. struct dma_prog_region *it_reg = &d->prg_reg[n];
  495. unsigned long buf = (unsigned long)d->dma.kvirt;
  496. int i;
  497. d->last_used_cmd[n] = d->nb_cmd - 1;
  498. for (i=0;i<d->nb_cmd;i++) {
  499. it_prg[i].begin.control = cpu_to_le32(DMA_CTL_OUTPUT_MORE |
  500. DMA_CTL_IMMEDIATE | 8) ;
  501. it_prg[i].begin.address = 0;
  502. it_prg[i].begin.status = 0;
  503. it_prg[i].data[0] = cpu_to_le32(
  504. (IEEE1394_SPEED_100 << 16)
  505. | (/* tag */ 1 << 14)
  506. | (d->channel << 8)
  507. | (TCODE_ISO_DATA << 4));
  508. if (i==0) it_prg[i].data[0] |= cpu_to_le32(sync_tag);
  509. it_prg[i].data[1] = cpu_to_le32(d->packet_size << 16);
  510. it_prg[i].data[2] = 0;
  511. it_prg[i].data[3] = 0;
  512. it_prg[i].end.control = cpu_to_le32(DMA_CTL_OUTPUT_LAST |
  513. DMA_CTL_BRANCH);
  514. it_prg[i].end.address =
  515. cpu_to_le32(dma_region_offset_to_bus(&d->dma, (buf+i*d->packet_size) -
  516. (unsigned long)d->dma.kvirt));
  517. if (i<d->nb_cmd-1) {
  518. it_prg[i].end.control |= cpu_to_le32(d->packet_size);
  519. it_prg[i].begin.branchAddress =
  520. cpu_to_le32((dma_prog_region_offset_to_bus(it_reg, (i + 1) *
  521. sizeof(struct it_dma_prg)) & 0xfffffff0) | 0x3);
  522. it_prg[i].end.branchAddress =
  523. cpu_to_le32((dma_prog_region_offset_to_bus(it_reg, (i + 1) *
  524. sizeof(struct it_dma_prg)) & 0xfffffff0) | 0x3);
  525. } else {
  526. /* the last prg generates an interrupt */
  527. it_prg[i].end.control |= cpu_to_le32(DMA_CTL_UPDATE |
  528. DMA_CTL_IRQ | d->left_size);
  529. /* the last prg doesn't branch */
  530. it_prg[i].begin.branchAddress = 0;
  531. it_prg[i].end.branchAddress = 0;
  532. }
  533. it_prg[i].end.status = 0;
  534. }
  535. }
  536. static void initialize_dma_it_prg_var_packet_queue(
  537. struct dma_iso_ctx *d, int n, unsigned int * packet_sizes,
  538. struct ti_ohci *ohci)
  539. {
  540. struct it_dma_prg *it_prg = d->it_prg[n];
  541. struct dma_prog_region *it_reg = &d->prg_reg[n];
  542. int i;
  543. #if 0
  544. if (n != -1) {
  545. put_timestamp(ohci, d, n);
  546. }
  547. #endif
  548. d->last_used_cmd[n] = d->nb_cmd - 1;
  549. for (i = 0; i < d->nb_cmd; i++) {
  550. unsigned int size;
  551. if (packet_sizes[i] > d->packet_size) {
  552. size = d->packet_size;
  553. } else {
  554. size = packet_sizes[i];
  555. }
  556. it_prg[i].data[1] = cpu_to_le32(size << 16);
  557. it_prg[i].end.control = cpu_to_le32(DMA_CTL_OUTPUT_LAST | DMA_CTL_BRANCH);
  558. if (i < d->nb_cmd-1 && packet_sizes[i+1] != 0) {
  559. it_prg[i].end.control |= cpu_to_le32(size);
  560. it_prg[i].begin.branchAddress =
  561. cpu_to_le32((dma_prog_region_offset_to_bus(it_reg, (i + 1) *
  562. sizeof(struct it_dma_prg)) & 0xfffffff0) | 0x3);
  563. it_prg[i].end.branchAddress =
  564. cpu_to_le32((dma_prog_region_offset_to_bus(it_reg, (i + 1) *
  565. sizeof(struct it_dma_prg)) & 0xfffffff0) | 0x3);
  566. } else {
  567. /* the last prg generates an interrupt */
  568. it_prg[i].end.control |= cpu_to_le32(DMA_CTL_UPDATE |
  569. DMA_CTL_IRQ | size);
  570. /* the last prg doesn't branch */
  571. it_prg[i].begin.branchAddress = 0;
  572. it_prg[i].end.branchAddress = 0;
  573. d->last_used_cmd[n] = i;
  574. break;
  575. }
  576. }
  577. }
  578. static void initialize_dma_it_ctx(struct dma_iso_ctx *d, int sync_tag,
  579. unsigned int syt_offset, int flags)
  580. {
  581. struct ti_ohci *ohci = (struct ti_ohci *)d->ohci;
  582. int i;
  583. d->flags = flags;
  584. d->syt_offset = (syt_offset == 0 ? 11000 : syt_offset);
  585. ohci1394_stop_context(ohci, d->ctrlClear, NULL);
  586. for (i=0;i<d->num_desc;i++)
  587. initialize_dma_it_prg(d, i, sync_tag);
  588. /* Set up isoRecvIntMask to generate interrupts */
  589. reg_write(ohci, OHCI1394_IsoXmitIntMaskSet, 1<<d->ctx);
  590. }
  591. static inline unsigned video1394_buffer_state(struct dma_iso_ctx *d,
  592. unsigned int buffer)
  593. {
  594. unsigned long flags;
  595. unsigned int ret;
  596. spin_lock_irqsave(&d->lock, flags);
  597. ret = d->buffer_status[buffer];
  598. spin_unlock_irqrestore(&d->lock, flags);
  599. return ret;
  600. }
  601. static long video1394_ioctl(struct file *file,
  602. unsigned int cmd, unsigned long arg)
  603. {
  604. struct file_ctx *ctx = (struct file_ctx *)file->private_data;
  605. struct ti_ohci *ohci = ctx->ohci;
  606. unsigned long flags;
  607. void __user *argp = (void __user *)arg;
  608. switch(cmd)
  609. {
  610. case VIDEO1394_IOC_LISTEN_CHANNEL:
  611. case VIDEO1394_IOC_TALK_CHANNEL:
  612. {
  613. struct video1394_mmap v;
  614. u64 mask;
  615. struct dma_iso_ctx *d;
  616. int i;
  617. if (copy_from_user(&v, argp, sizeof(v)))
  618. return -EFAULT;
  619. /* if channel < 0, find lowest available one */
  620. if (v.channel < 0) {
  621. mask = (u64)0x1;
  622. for (i=0; ; i++) {
  623. if (i == ISO_CHANNELS) {
  624. PRINT(KERN_ERR, ohci->host->id,
  625. "No free channel found");
  626. return -EAGAIN;
  627. }
  628. if (!(ohci->ISO_channel_usage & mask)) {
  629. v.channel = i;
  630. PRINT(KERN_INFO, ohci->host->id, "Found free channel %d", i);
  631. break;
  632. }
  633. mask = mask << 1;
  634. }
  635. } else if (v.channel >= ISO_CHANNELS) {
  636. PRINT(KERN_ERR, ohci->host->id,
  637. "Iso channel %d out of bounds", v.channel);
  638. return -EINVAL;
  639. } else {
  640. mask = (u64)0x1<<v.channel;
  641. }
  642. DBGMSG(ohci->host->id, "mask: %08X%08X usage: %08X%08X\n",
  643. (u32)(mask>>32),(u32)(mask&0xffffffff),
  644. (u32)(ohci->ISO_channel_usage>>32),
  645. (u32)(ohci->ISO_channel_usage&0xffffffff));
  646. if (ohci->ISO_channel_usage & mask) {
  647. PRINT(KERN_ERR, ohci->host->id,
  648. "Channel %d is already taken", v.channel);
  649. return -EBUSY;
  650. }
  651. if (v.buf_size == 0 || v.buf_size > VIDEO1394_MAX_SIZE) {
  652. PRINT(KERN_ERR, ohci->host->id,
  653. "Invalid %d length buffer requested",v.buf_size);
  654. return -EINVAL;
  655. }
  656. if (v.nb_buffers == 0 || v.nb_buffers > VIDEO1394_MAX_SIZE) {
  657. PRINT(KERN_ERR, ohci->host->id,
  658. "Invalid %d buffers requested",v.nb_buffers);
  659. return -EINVAL;
  660. }
  661. if (v.nb_buffers * v.buf_size > VIDEO1394_MAX_SIZE) {
  662. PRINT(KERN_ERR, ohci->host->id,
  663. "%d buffers of size %d bytes is too big",
  664. v.nb_buffers, v.buf_size);
  665. return -EINVAL;
  666. }
  667. if (cmd == VIDEO1394_IOC_LISTEN_CHANNEL) {
  668. d = alloc_dma_iso_ctx(ohci, OHCI_ISO_RECEIVE,
  669. v.nb_buffers + 1, v.buf_size,
  670. v.channel, 0);
  671. if (d == NULL) {
  672. PRINT(KERN_ERR, ohci->host->id,
  673. "Couldn't allocate ir context");
  674. return -EAGAIN;
  675. }
  676. initialize_dma_ir_ctx(d, v.sync_tag, v.flags);
  677. ctx->current_ctx = d;
  678. v.buf_size = d->buf_size;
  679. list_add_tail(&d->link, &ctx->context_list);
  680. DBGMSG(ohci->host->id,
  681. "iso context %d listen on channel %d",
  682. d->ctx, v.channel);
  683. }
  684. else {
  685. d = alloc_dma_iso_ctx(ohci, OHCI_ISO_TRANSMIT,
  686. v.nb_buffers + 1, v.buf_size,
  687. v.channel, v.packet_size);
  688. if (d == NULL) {
  689. PRINT(KERN_ERR, ohci->host->id,
  690. "Couldn't allocate it context");
  691. return -EAGAIN;
  692. }
  693. initialize_dma_it_ctx(d, v.sync_tag,
  694. v.syt_offset, v.flags);
  695. ctx->current_ctx = d;
  696. v.buf_size = d->buf_size;
  697. list_add_tail(&d->link, &ctx->context_list);
  698. DBGMSG(ohci->host->id,
  699. "Iso context %d talk on channel %d", d->ctx,
  700. v.channel);
  701. }
  702. if (copy_to_user(argp, &v, sizeof(v))) {
  703. /* FIXME : free allocated dma resources */
  704. return -EFAULT;
  705. }
  706. ohci->ISO_channel_usage |= mask;
  707. return 0;
  708. }
  709. case VIDEO1394_IOC_UNLISTEN_CHANNEL:
  710. case VIDEO1394_IOC_UNTALK_CHANNEL:
  711. {
  712. int channel;
  713. u64 mask;
  714. struct dma_iso_ctx *d;
  715. if (copy_from_user(&channel, argp, sizeof(int)))
  716. return -EFAULT;
  717. if (channel < 0 || channel >= ISO_CHANNELS) {
  718. PRINT(KERN_ERR, ohci->host->id,
  719. "Iso channel %d out of bound", channel);
  720. return -EINVAL;
  721. }
  722. mask = (u64)0x1<<channel;
  723. if (!(ohci->ISO_channel_usage & mask)) {
  724. PRINT(KERN_ERR, ohci->host->id,
  725. "Channel %d is not being used", channel);
  726. return -ESRCH;
  727. }
  728. /* Mark this channel as unused */
  729. ohci->ISO_channel_usage &= ~mask;
  730. if (cmd == VIDEO1394_IOC_UNLISTEN_CHANNEL)
  731. d = find_ctx(&ctx->context_list, OHCI_ISO_RECEIVE, channel);
  732. else
  733. d = find_ctx(&ctx->context_list, OHCI_ISO_TRANSMIT, channel);
  734. if (d == NULL) return -ESRCH;
  735. DBGMSG(ohci->host->id, "Iso context %d "
  736. "stop talking on channel %d", d->ctx, channel);
  737. free_dma_iso_ctx(d);
  738. return 0;
  739. }
  740. case VIDEO1394_IOC_LISTEN_QUEUE_BUFFER:
  741. {
  742. struct video1394_wait v;
  743. struct dma_iso_ctx *d;
  744. int next_prg;
  745. if (unlikely(copy_from_user(&v, argp, sizeof(v))))
  746. return -EFAULT;
  747. d = find_ctx(&ctx->context_list, OHCI_ISO_RECEIVE, v.channel);
  748. if (unlikely(d == NULL))
  749. return -EFAULT;
  750. if (unlikely((v.buffer<0) || (v.buffer>=d->num_desc - 1))) {
  751. PRINT(KERN_ERR, ohci->host->id,
  752. "Buffer %d out of range",v.buffer);
  753. return -EINVAL;
  754. }
  755. spin_lock_irqsave(&d->lock,flags);
  756. if (unlikely(d->buffer_status[v.buffer]==VIDEO1394_BUFFER_QUEUED)) {
  757. PRINT(KERN_ERR, ohci->host->id,
  758. "Buffer %d is already used",v.buffer);
  759. spin_unlock_irqrestore(&d->lock,flags);
  760. return -EBUSY;
  761. }
  762. d->buffer_status[v.buffer]=VIDEO1394_BUFFER_QUEUED;
  763. next_prg = (d->last_buffer + 1) % d->num_desc;
  764. if (d->last_buffer>=0)
  765. d->ir_prg[d->last_buffer][d->nb_cmd-1].branchAddress =
  766. cpu_to_le32((dma_prog_region_offset_to_bus(&d->prg_reg[next_prg], 0)
  767. & 0xfffffff0) | 0x1);
  768. d->last_buffer = next_prg;
  769. reprogram_dma_ir_prg(d, d->last_buffer, v.buffer, d->flags);
  770. d->ir_prg[d->last_buffer][d->nb_cmd-1].branchAddress = 0;
  771. spin_unlock_irqrestore(&d->lock,flags);
  772. if (!(reg_read(ohci, d->ctrlSet) & 0x8000))
  773. {
  774. DBGMSG(ohci->host->id, "Starting iso DMA ctx=%d",d->ctx);
  775. /* Tell the controller where the first program is */
  776. reg_write(ohci, d->cmdPtr,
  777. dma_prog_region_offset_to_bus(&d->prg_reg[d->last_buffer], 0) | 0x1);
  778. /* Run IR context */
  779. reg_write(ohci, d->ctrlSet, 0x8000);
  780. }
  781. else {
  782. /* Wake up dma context if necessary */
  783. if (!(reg_read(ohci, d->ctrlSet) & 0x400)) {
  784. DBGMSG(ohci->host->id,
  785. "Waking up iso dma ctx=%d", d->ctx);
  786. reg_write(ohci, d->ctrlSet, 0x1000);
  787. }
  788. }
  789. return 0;
  790. }
  791. case VIDEO1394_IOC_LISTEN_WAIT_BUFFER:
  792. case VIDEO1394_IOC_LISTEN_POLL_BUFFER:
  793. {
  794. struct video1394_wait v;
  795. struct dma_iso_ctx *d;
  796. int i = 0;
  797. if (unlikely(copy_from_user(&v, argp, sizeof(v))))
  798. return -EFAULT;
  799. d = find_ctx(&ctx->context_list, OHCI_ISO_RECEIVE, v.channel);
  800. if (unlikely(d == NULL))
  801. return -EFAULT;
  802. if (unlikely((v.buffer<0) || (v.buffer>d->num_desc - 1))) {
  803. PRINT(KERN_ERR, ohci->host->id,
  804. "Buffer %d out of range",v.buffer);
  805. return -EINVAL;
  806. }
  807. /*
  808. * I change the way it works so that it returns
  809. * the last received frame.
  810. */
  811. spin_lock_irqsave(&d->lock, flags);
  812. switch(d->buffer_status[v.buffer]) {
  813. case VIDEO1394_BUFFER_READY:
  814. d->buffer_status[v.buffer]=VIDEO1394_BUFFER_FREE;
  815. break;
  816. case VIDEO1394_BUFFER_QUEUED:
  817. if (cmd == VIDEO1394_IOC_LISTEN_POLL_BUFFER) {
  818. /* for polling, return error code EINTR */
  819. spin_unlock_irqrestore(&d->lock, flags);
  820. return -EINTR;
  821. }
  822. spin_unlock_irqrestore(&d->lock, flags);
  823. wait_event_interruptible(d->waitq,
  824. video1394_buffer_state(d, v.buffer) ==
  825. VIDEO1394_BUFFER_READY);
  826. if (signal_pending(current))
  827. return -EINTR;
  828. spin_lock_irqsave(&d->lock, flags);
  829. d->buffer_status[v.buffer]=VIDEO1394_BUFFER_FREE;
  830. break;
  831. default:
  832. PRINT(KERN_ERR, ohci->host->id,
  833. "Buffer %d is not queued",v.buffer);
  834. spin_unlock_irqrestore(&d->lock, flags);
  835. return -ESRCH;
  836. }
  837. /* set time of buffer */
  838. v.filltime = d->buffer_time[v.buffer];
  839. /*
  840. * Look ahead to see how many more buffers have been received
  841. */
  842. i=0;
  843. while (d->buffer_status[(v.buffer+1)%(d->num_desc - 1)]==
  844. VIDEO1394_BUFFER_READY) {
  845. v.buffer=(v.buffer+1)%(d->num_desc - 1);
  846. i++;
  847. }
  848. spin_unlock_irqrestore(&d->lock, flags);
  849. v.buffer=i;
  850. if (unlikely(copy_to_user(argp, &v, sizeof(v))))
  851. return -EFAULT;
  852. return 0;
  853. }
  854. case VIDEO1394_IOC_TALK_QUEUE_BUFFER:
  855. {
  856. struct video1394_wait v;
  857. unsigned int *psizes = NULL;
  858. struct dma_iso_ctx *d;
  859. int next_prg;
  860. if (copy_from_user(&v, argp, sizeof(v)))
  861. return -EFAULT;
  862. d = find_ctx(&ctx->context_list, OHCI_ISO_TRANSMIT, v.channel);
  863. if (d == NULL) return -EFAULT;
  864. if ((v.buffer<0) || (v.buffer>=d->num_desc - 1)) {
  865. PRINT(KERN_ERR, ohci->host->id,
  866. "Buffer %d out of range",v.buffer);
  867. return -EINVAL;
  868. }
  869. if (d->flags & VIDEO1394_VARIABLE_PACKET_SIZE) {
  870. int buf_size = d->nb_cmd * sizeof(*psizes);
  871. struct video1394_queue_variable __user *p = argp;
  872. unsigned int __user *qv;
  873. if (get_user(qv, &p->packet_sizes))
  874. return -EFAULT;
  875. psizes = kmalloc(buf_size, GFP_KERNEL);
  876. if (!psizes)
  877. return -ENOMEM;
  878. if (copy_from_user(psizes, qv, buf_size)) {
  879. kfree(psizes);
  880. return -EFAULT;
  881. }
  882. }
  883. spin_lock_irqsave(&d->lock,flags);
  884. /* last_buffer is last_prg */
  885. next_prg = (d->last_buffer + 1) % d->num_desc;
  886. if (d->buffer_status[v.buffer]!=VIDEO1394_BUFFER_FREE) {
  887. PRINT(KERN_ERR, ohci->host->id,
  888. "Buffer %d is already used",v.buffer);
  889. spin_unlock_irqrestore(&d->lock,flags);
  890. kfree(psizes);
  891. return -EBUSY;
  892. }
  893. if (d->flags & VIDEO1394_VARIABLE_PACKET_SIZE) {
  894. initialize_dma_it_prg_var_packet_queue(
  895. d, next_prg, psizes, ohci);
  896. }
  897. d->buffer_status[v.buffer]=VIDEO1394_BUFFER_QUEUED;
  898. if (d->last_buffer >= 0) {
  899. d->it_prg[d->last_buffer]
  900. [ d->last_used_cmd[d->last_buffer] ].end.branchAddress =
  901. cpu_to_le32((dma_prog_region_offset_to_bus(&d->prg_reg[next_prg],
  902. 0) & 0xfffffff0) | 0x3);
  903. d->it_prg[d->last_buffer]
  904. [ d->last_used_cmd[d->last_buffer] ].begin.branchAddress =
  905. cpu_to_le32((dma_prog_region_offset_to_bus(&d->prg_reg[next_prg],
  906. 0) & 0xfffffff0) | 0x3);
  907. d->next_buffer[d->last_buffer] = (v.buffer + 1) % (d->num_desc - 1);
  908. }
  909. d->last_buffer = next_prg;
  910. reprogram_dma_it_prg(d, d->last_buffer, v.buffer);
  911. d->next_buffer[d->last_buffer] = -1;
  912. d->it_prg[d->last_buffer][d->last_used_cmd[d->last_buffer]].end.branchAddress = 0;
  913. spin_unlock_irqrestore(&d->lock,flags);
  914. if (!(reg_read(ohci, d->ctrlSet) & 0x8000))
  915. {
  916. DBGMSG(ohci->host->id, "Starting iso transmit DMA ctx=%d",
  917. d->ctx);
  918. put_timestamp(ohci, d, d->last_buffer);
  919. /* Tell the controller where the first program is */
  920. reg_write(ohci, d->cmdPtr,
  921. dma_prog_region_offset_to_bus(&d->prg_reg[next_prg], 0) | 0x3);
  922. /* Run IT context */
  923. reg_write(ohci, d->ctrlSet, 0x8000);
  924. }
  925. else {
  926. /* Wake up dma context if necessary */
  927. if (!(reg_read(ohci, d->ctrlSet) & 0x400)) {
  928. DBGMSG(ohci->host->id,
  929. "Waking up iso transmit dma ctx=%d",
  930. d->ctx);
  931. put_timestamp(ohci, d, d->last_buffer);
  932. reg_write(ohci, d->ctrlSet, 0x1000);
  933. }
  934. }
  935. kfree(psizes);
  936. return 0;
  937. }
  938. case VIDEO1394_IOC_TALK_WAIT_BUFFER:
  939. {
  940. struct video1394_wait v;
  941. struct dma_iso_ctx *d;
  942. if (copy_from_user(&v, argp, sizeof(v)))
  943. return -EFAULT;
  944. d = find_ctx(&ctx->context_list, OHCI_ISO_TRANSMIT, v.channel);
  945. if (d == NULL) return -EFAULT;
  946. if ((v.buffer<0) || (v.buffer>=d->num_desc-1)) {
  947. PRINT(KERN_ERR, ohci->host->id,
  948. "Buffer %d out of range",v.buffer);
  949. return -EINVAL;
  950. }
  951. switch(d->buffer_status[v.buffer]) {
  952. case VIDEO1394_BUFFER_READY:
  953. d->buffer_status[v.buffer]=VIDEO1394_BUFFER_FREE;
  954. return 0;
  955. case VIDEO1394_BUFFER_QUEUED:
  956. wait_event_interruptible(d->waitq,
  957. (d->buffer_status[v.buffer] == VIDEO1394_BUFFER_READY));
  958. if (signal_pending(current))
  959. return -EINTR;
  960. d->buffer_status[v.buffer]=VIDEO1394_BUFFER_FREE;
  961. return 0;
  962. default:
  963. PRINT(KERN_ERR, ohci->host->id,
  964. "Buffer %d is not queued",v.buffer);
  965. return -ESRCH;
  966. }
  967. }
  968. default:
  969. return -ENOTTY;
  970. }
  971. }
  972. /*
  973. * This maps the vmalloced and reserved buffer to user space.
  974. *
  975. * FIXME:
  976. * - PAGE_READONLY should suffice!?
  977. * - remap_pfn_range is kind of inefficient for page by page remapping.
  978. * But e.g. pte_alloc() does not work in modules ... :-(
  979. */
  980. static int video1394_mmap(struct file *file, struct vm_area_struct *vma)
  981. {
  982. struct file_ctx *ctx = (struct file_ctx *)file->private_data;
  983. if (ctx->current_ctx == NULL) {
  984. PRINT(KERN_ERR, ctx->ohci->host->id,
  985. "Current iso context not set");
  986. return -EINVAL;
  987. }
  988. return dma_region_mmap(&ctx->current_ctx->dma, file, vma);
  989. }
  990. static unsigned int video1394_poll(struct file *file, poll_table *pt)
  991. {
  992. struct file_ctx *ctx;
  993. unsigned int mask = 0;
  994. unsigned long flags;
  995. struct dma_iso_ctx *d;
  996. int i;
  997. ctx = file->private_data;
  998. d = ctx->current_ctx;
  999. if (d == NULL) {
  1000. PRINT(KERN_ERR, ctx->ohci->host->id,
  1001. "Current iso context not set");
  1002. return POLLERR;
  1003. }
  1004. poll_wait(file, &d->waitq, pt);
  1005. spin_lock_irqsave(&d->lock, flags);
  1006. for (i = 0; i < d->num_desc; i++) {
  1007. if (d->buffer_status[i] == VIDEO1394_BUFFER_READY) {
  1008. mask |= POLLIN | POLLRDNORM;
  1009. break;
  1010. }
  1011. }
  1012. spin_unlock_irqrestore(&d->lock, flags);
  1013. return mask;
  1014. }
  1015. static int video1394_open(struct inode *inode, struct file *file)
  1016. {
  1017. int i = ieee1394_file_to_instance(file);
  1018. struct ti_ohci *ohci;
  1019. struct file_ctx *ctx;
  1020. ohci = hpsb_get_hostinfo_bykey(&video1394_highlevel, i);
  1021. if (ohci == NULL)
  1022. return -EIO;
  1023. ctx = kzalloc(sizeof(*ctx), GFP_KERNEL);
  1024. if (!ctx) {
  1025. PRINT(KERN_ERR, ohci->host->id, "Cannot malloc file_ctx");
  1026. return -ENOMEM;
  1027. }
  1028. ctx->ohci = ohci;
  1029. INIT_LIST_HEAD(&ctx->context_list);
  1030. ctx->current_ctx = NULL;
  1031. file->private_data = ctx;
  1032. return 0;
  1033. }
  1034. static int video1394_release(struct inode *inode, struct file *file)
  1035. {
  1036. struct file_ctx *ctx = (struct file_ctx *)file->private_data;
  1037. struct ti_ohci *ohci = ctx->ohci;
  1038. struct list_head *lh, *next;
  1039. u64 mask;
  1040. list_for_each_safe(lh, next, &ctx->context_list) {
  1041. struct dma_iso_ctx *d;
  1042. d = list_entry(lh, struct dma_iso_ctx, link);
  1043. mask = (u64) 1 << d->channel;
  1044. if (!(ohci->ISO_channel_usage & mask))
  1045. PRINT(KERN_ERR, ohci->host->id, "On release: Channel %d "
  1046. "is not being used", d->channel);
  1047. else
  1048. ohci->ISO_channel_usage &= ~mask;
  1049. DBGMSG(ohci->host->id, "On release: Iso %s context "
  1050. "%d stop listening on channel %d",
  1051. d->type == OHCI_ISO_RECEIVE ? "receive" : "transmit",
  1052. d->ctx, d->channel);
  1053. free_dma_iso_ctx(d);
  1054. }
  1055. kfree(ctx);
  1056. file->private_data = NULL;
  1057. return 0;
  1058. }
  1059. #ifdef CONFIG_COMPAT
  1060. static long video1394_compat_ioctl(struct file *f, unsigned cmd, unsigned long arg);
  1061. #endif
  1062. static struct cdev video1394_cdev;
  1063. static struct file_operations video1394_fops=
  1064. {
  1065. .owner = THIS_MODULE,
  1066. .unlocked_ioctl = video1394_ioctl,
  1067. #ifdef CONFIG_COMPAT
  1068. .compat_ioctl = video1394_compat_ioctl,
  1069. #endif
  1070. .poll = video1394_poll,
  1071. .mmap = video1394_mmap,
  1072. .open = video1394_open,
  1073. .release = video1394_release
  1074. };
  1075. /*** HOTPLUG STUFF **********************************************************/
  1076. /*
  1077. * Export information about protocols/devices supported by this driver.
  1078. */
  1079. static struct ieee1394_device_id video1394_id_table[] = {
  1080. {
  1081. .match_flags = IEEE1394_MATCH_SPECIFIER_ID | IEEE1394_MATCH_VERSION,
  1082. .specifier_id = CAMERA_UNIT_SPEC_ID_ENTRY & 0xffffff,
  1083. .version = CAMERA_SW_VERSION_ENTRY & 0xffffff
  1084. },
  1085. {
  1086. .match_flags = IEEE1394_MATCH_SPECIFIER_ID | IEEE1394_MATCH_VERSION,
  1087. .specifier_id = CAMERA_UNIT_SPEC_ID_ENTRY & 0xffffff,
  1088. .version = (CAMERA_SW_VERSION_ENTRY + 1) & 0xffffff
  1089. },
  1090. {
  1091. .match_flags = IEEE1394_MATCH_SPECIFIER_ID | IEEE1394_MATCH_VERSION,
  1092. .specifier_id = CAMERA_UNIT_SPEC_ID_ENTRY & 0xffffff,
  1093. .version = (CAMERA_SW_VERSION_ENTRY + 2) & 0xffffff
  1094. },
  1095. { }
  1096. };
  1097. MODULE_DEVICE_TABLE(ieee1394, video1394_id_table);
  1098. static struct hpsb_protocol_driver video1394_driver = {
  1099. .name = VIDEO1394_DRIVER_NAME,
  1100. .id_table = video1394_id_table,
  1101. };
  1102. static void video1394_add_host (struct hpsb_host *host)
  1103. {
  1104. struct ti_ohci *ohci;
  1105. int minor;
  1106. /* We only work with the OHCI-1394 driver */
  1107. if (strcmp(host->driver->name, OHCI1394_DRIVER_NAME))
  1108. return;
  1109. ohci = (struct ti_ohci *)host->hostdata;
  1110. if (!hpsb_create_hostinfo(&video1394_highlevel, host, 0)) {
  1111. PRINT(KERN_ERR, ohci->host->id, "Cannot allocate hostinfo");
  1112. return;
  1113. }
  1114. hpsb_set_hostinfo(&video1394_highlevel, host, ohci);
  1115. hpsb_set_hostinfo_key(&video1394_highlevel, host, ohci->host->id);
  1116. minor = IEEE1394_MINOR_BLOCK_VIDEO1394 * 16 + ohci->host->id;
  1117. class_device_create(hpsb_protocol_class, NULL, MKDEV(
  1118. IEEE1394_MAJOR, minor),
  1119. NULL, "%s-%d", VIDEO1394_DRIVER_NAME, ohci->host->id);
  1120. }
  1121. static void video1394_remove_host (struct hpsb_host *host)
  1122. {
  1123. struct ti_ohci *ohci = hpsb_get_hostinfo(&video1394_highlevel, host);
  1124. if (ohci)
  1125. class_device_destroy(hpsb_protocol_class, MKDEV(IEEE1394_MAJOR,
  1126. IEEE1394_MINOR_BLOCK_VIDEO1394 * 16 + ohci->host->id));
  1127. return;
  1128. }
  1129. static struct hpsb_highlevel video1394_highlevel = {
  1130. .name = VIDEO1394_DRIVER_NAME,
  1131. .add_host = video1394_add_host,
  1132. .remove_host = video1394_remove_host,
  1133. };
  1134. MODULE_AUTHOR("Sebastien Rougeaux <sebastien.rougeaux@anu.edu.au>");
  1135. MODULE_DESCRIPTION("driver for digital video on OHCI board");
  1136. MODULE_SUPPORTED_DEVICE(VIDEO1394_DRIVER_NAME);
  1137. MODULE_LICENSE("GPL");
  1138. #ifdef CONFIG_COMPAT
  1139. #define VIDEO1394_IOC32_LISTEN_QUEUE_BUFFER \
  1140. _IOW ('#', 0x12, struct video1394_wait32)
  1141. #define VIDEO1394_IOC32_LISTEN_WAIT_BUFFER \
  1142. _IOWR('#', 0x13, struct video1394_wait32)
  1143. #define VIDEO1394_IOC32_TALK_WAIT_BUFFER \
  1144. _IOW ('#', 0x17, struct video1394_wait32)
  1145. #define VIDEO1394_IOC32_LISTEN_POLL_BUFFER \
  1146. _IOWR('#', 0x18, struct video1394_wait32)
  1147. struct video1394_wait32 {
  1148. u32 channel;
  1149. u32 buffer;
  1150. struct compat_timeval filltime;
  1151. };
  1152. static int video1394_wr_wait32(struct file *file, unsigned int cmd, unsigned long arg)
  1153. {
  1154. struct video1394_wait32 __user *argp = (void __user *)arg;
  1155. struct video1394_wait32 wait32;
  1156. struct video1394_wait wait;
  1157. mm_segment_t old_fs;
  1158. int ret;
  1159. if (copy_from_user(&wait32, argp, sizeof(wait32)))
  1160. return -EFAULT;
  1161. wait.channel = wait32.channel;
  1162. wait.buffer = wait32.buffer;
  1163. wait.filltime.tv_sec = (time_t)wait32.filltime.tv_sec;
  1164. wait.filltime.tv_usec = (suseconds_t)wait32.filltime.tv_usec;
  1165. old_fs = get_fs();
  1166. set_fs(KERNEL_DS);
  1167. if (cmd == VIDEO1394_IOC32_LISTEN_WAIT_BUFFER)
  1168. ret = video1394_ioctl(file,
  1169. VIDEO1394_IOC_LISTEN_WAIT_BUFFER,
  1170. (unsigned long) &wait);
  1171. else
  1172. ret = video1394_ioctl(file,
  1173. VIDEO1394_IOC_LISTEN_POLL_BUFFER,
  1174. (unsigned long) &wait);
  1175. set_fs(old_fs);
  1176. if (!ret) {
  1177. wait32.channel = wait.channel;
  1178. wait32.buffer = wait.buffer;
  1179. wait32.filltime.tv_sec = (int)wait.filltime.tv_sec;
  1180. wait32.filltime.tv_usec = (int)wait.filltime.tv_usec;
  1181. if (copy_to_user(argp, &wait32, sizeof(wait32)))
  1182. ret = -EFAULT;
  1183. }
  1184. return ret;
  1185. }
  1186. static int video1394_w_wait32(struct file *file, unsigned int cmd, unsigned long arg)
  1187. {
  1188. struct video1394_wait32 wait32;
  1189. struct video1394_wait wait;
  1190. mm_segment_t old_fs;
  1191. int ret;
  1192. if (copy_from_user(&wait32, (void __user *)arg, sizeof(wait32)))
  1193. return -EFAULT;
  1194. wait.channel = wait32.channel;
  1195. wait.buffer = wait32.buffer;
  1196. wait.filltime.tv_sec = (time_t)wait32.filltime.tv_sec;
  1197. wait.filltime.tv_usec = (suseconds_t)wait32.filltime.tv_usec;
  1198. old_fs = get_fs();
  1199. set_fs(KERNEL_DS);
  1200. if (cmd == VIDEO1394_IOC32_LISTEN_QUEUE_BUFFER)
  1201. ret = video1394_ioctl(file,
  1202. VIDEO1394_IOC_LISTEN_QUEUE_BUFFER,
  1203. (unsigned long) &wait);
  1204. else
  1205. ret = video1394_ioctl(file,
  1206. VIDEO1394_IOC_TALK_WAIT_BUFFER,
  1207. (unsigned long) &wait);
  1208. set_fs(old_fs);
  1209. return ret;
  1210. }
  1211. static int video1394_queue_buf32(struct file *file, unsigned int cmd, unsigned long arg)
  1212. {
  1213. return -EFAULT; /* ??? was there before. */
  1214. return video1394_ioctl(file,
  1215. VIDEO1394_IOC_TALK_QUEUE_BUFFER, arg);
  1216. }
  1217. static long video1394_compat_ioctl(struct file *f, unsigned cmd, unsigned long arg)
  1218. {
  1219. switch (cmd) {
  1220. case VIDEO1394_IOC_LISTEN_CHANNEL:
  1221. case VIDEO1394_IOC_UNLISTEN_CHANNEL:
  1222. case VIDEO1394_IOC_TALK_CHANNEL:
  1223. case VIDEO1394_IOC_UNTALK_CHANNEL:
  1224. return video1394_ioctl(f, cmd, arg);
  1225. case VIDEO1394_IOC32_LISTEN_QUEUE_BUFFER:
  1226. return video1394_w_wait32(f, cmd, arg);
  1227. case VIDEO1394_IOC32_LISTEN_WAIT_BUFFER:
  1228. return video1394_wr_wait32(f, cmd, arg);
  1229. case VIDEO1394_IOC_TALK_QUEUE_BUFFER:
  1230. return video1394_queue_buf32(f, cmd, arg);
  1231. case VIDEO1394_IOC32_TALK_WAIT_BUFFER:
  1232. return video1394_w_wait32(f, cmd, arg);
  1233. case VIDEO1394_IOC32_LISTEN_POLL_BUFFER:
  1234. return video1394_wr_wait32(f, cmd, arg);
  1235. default:
  1236. return -ENOIOCTLCMD;
  1237. }
  1238. }
  1239. #endif /* CONFIG_COMPAT */
  1240. static void __exit video1394_exit_module (void)
  1241. {
  1242. hpsb_unregister_protocol(&video1394_driver);
  1243. hpsb_unregister_highlevel(&video1394_highlevel);
  1244. cdev_del(&video1394_cdev);
  1245. PRINT_G(KERN_INFO, "Removed " VIDEO1394_DRIVER_NAME " module");
  1246. }
  1247. static int __init video1394_init_module (void)
  1248. {
  1249. int ret;
  1250. cdev_init(&video1394_cdev, &video1394_fops);
  1251. video1394_cdev.owner = THIS_MODULE;
  1252. kobject_set_name(&video1394_cdev.kobj, VIDEO1394_DRIVER_NAME);
  1253. ret = cdev_add(&video1394_cdev, IEEE1394_VIDEO1394_DEV, 16);
  1254. if (ret) {
  1255. PRINT_G(KERN_ERR, "video1394: unable to get minor device block");
  1256. return ret;
  1257. }
  1258. hpsb_register_highlevel(&video1394_highlevel);
  1259. ret = hpsb_register_protocol(&video1394_driver);
  1260. if (ret) {
  1261. PRINT_G(KERN_ERR, "video1394: failed to register protocol");
  1262. hpsb_unregister_highlevel(&video1394_highlevel);
  1263. cdev_del(&video1394_cdev);
  1264. return ret;
  1265. }
  1266. PRINT_G(KERN_INFO, "Installed " VIDEO1394_DRIVER_NAME " module");
  1267. return 0;
  1268. }
  1269. module_init(video1394_init_module);
  1270. module_exit(video1394_exit_module);