dss_features.h 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687
  1. /*
  2. * linux/drivers/video/omap2/dss/dss_features.h
  3. *
  4. * Copyright (C) 2010 Texas Instruments
  5. * Author: Archit Taneja <archit@ti.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License version 2 as published by
  9. * the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful, but WITHOUT
  12. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  13. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  14. * more details.
  15. *
  16. * You should have received a copy of the GNU General Public License along with
  17. * this program. If not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #ifndef __OMAP2_DSS_FEATURES_H
  20. #define __OMAP2_DSS_FEATURES_H
  21. #define MAX_DSS_MANAGERS 3
  22. #define MAX_DSS_OVERLAYS 3
  23. #define MAX_DSS_LCD_MANAGERS 2
  24. /* DSS has feature id */
  25. enum dss_feat_id {
  26. FEAT_GLOBAL_ALPHA = 1 << 0,
  27. FEAT_GLOBAL_ALPHA_VID1 = 1 << 1,
  28. FEAT_PRE_MULT_ALPHA = 1 << 2,
  29. FEAT_LCDENABLEPOL = 1 << 3,
  30. FEAT_LCDENABLESIGNAL = 1 << 4,
  31. FEAT_PCKFREEENABLE = 1 << 5,
  32. FEAT_FUNCGATED = 1 << 6,
  33. FEAT_MGR_LCD2 = 1 << 7,
  34. FEAT_LINEBUFFERSPLIT = 1 << 8,
  35. FEAT_ROWREPEATENABLE = 1 << 9,
  36. FEAT_RESIZECONF = 1 << 10,
  37. /* Independent core clk divider */
  38. FEAT_CORE_CLK_DIV = 1 << 11,
  39. FEAT_LCD_CLK_SRC = 1 << 12,
  40. /* DSI-PLL power command 0x3 is not working */
  41. FEAT_DSI_PLL_PWR_BUG = 1 << 13,
  42. };
  43. /* DSS register field id */
  44. enum dss_feat_reg_field {
  45. FEAT_REG_FIRHINC,
  46. FEAT_REG_FIRVINC,
  47. FEAT_REG_FIFOHIGHTHRESHOLD,
  48. FEAT_REG_FIFOLOWTHRESHOLD,
  49. FEAT_REG_FIFOSIZE,
  50. FEAT_REG_HORIZONTALACCU,
  51. FEAT_REG_VERTICALACCU,
  52. FEAT_REG_DISPC_CLK_SWITCH,
  53. FEAT_REG_DSIPLL_REGN,
  54. FEAT_REG_DSIPLL_REGM,
  55. FEAT_REG_DSIPLL_REGM_DISPC,
  56. FEAT_REG_DSIPLL_REGM_DSI,
  57. };
  58. enum dss_range_param {
  59. FEAT_PARAM_DSS_FCK,
  60. FEAT_PARAM_DSIPLL_REGN,
  61. FEAT_PARAM_DSIPLL_REGM,
  62. FEAT_PARAM_DSIPLL_REGM_DISPC,
  63. FEAT_PARAM_DSIPLL_REGM_DSI,
  64. FEAT_PARAM_DSIPLL_FINT,
  65. FEAT_PARAM_DSIPLL_LPDIV,
  66. };
  67. /* DSS Feature Functions */
  68. int dss_feat_get_num_mgrs(void);
  69. int dss_feat_get_num_ovls(void);
  70. unsigned long dss_feat_get_param_min(enum dss_range_param param);
  71. unsigned long dss_feat_get_param_max(enum dss_range_param param);
  72. enum omap_display_type dss_feat_get_supported_displays(enum omap_channel channel);
  73. enum omap_color_mode dss_feat_get_supported_color_modes(enum omap_plane plane);
  74. bool dss_feat_color_mode_supported(enum omap_plane plane,
  75. enum omap_color_mode color_mode);
  76. const char *dss_feat_get_clk_source_name(enum dss_clk_source id);
  77. bool dss_has_feature(enum dss_feat_id id);
  78. void dss_feat_get_reg_field(enum dss_feat_reg_field id, u8 *start, u8 *end);
  79. void dss_features_init(void);
  80. #endif