smctr.c 187 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731
  1. /*
  2. * smctr.c: A network driver for the SMC Token Ring Adapters.
  3. *
  4. * Written by Jay Schulist <jschlst@samba.org>
  5. *
  6. * This software may be used and distributed according to the terms
  7. * of the GNU General Public License, incorporated herein by reference.
  8. *
  9. * This device driver works with the following SMC adapters:
  10. * - SMC TokenCard Elite (8115T, chips 825/584)
  11. * - SMC TokenCard Elite/A MCA (8115T/A, chips 825/594)
  12. *
  13. * Source(s):
  14. * - SMC TokenCard SDK.
  15. *
  16. * Maintainer(s):
  17. * JS Jay Schulist <jschlst@samba.org>
  18. *
  19. * Changes:
  20. * 07102000 JS Fixed a timing problem in smctr_wait_cmd();
  21. * Also added a bit more discriptive error msgs.
  22. * 07122000 JS Fixed problem with detecting a card with
  23. * module io/irq/mem specified.
  24. *
  25. * To do:
  26. * 1. Multicast support.
  27. *
  28. * Initial 2.5 cleanup Alan Cox <alan@redhat.com> 2002/10/28
  29. */
  30. #include <linux/module.h>
  31. #include <linux/kernel.h>
  32. #include <linux/types.h>
  33. #include <linux/fcntl.h>
  34. #include <linux/interrupt.h>
  35. #include <linux/ptrace.h>
  36. #include <linux/ioport.h>
  37. #include <linux/in.h>
  38. #include <linux/slab.h>
  39. #include <linux/string.h>
  40. #include <linux/time.h>
  41. #include <linux/errno.h>
  42. #include <linux/init.h>
  43. #include <linux/pci.h>
  44. #include <linux/mca-legacy.h>
  45. #include <linux/delay.h>
  46. #include <linux/netdevice.h>
  47. #include <linux/etherdevice.h>
  48. #include <linux/skbuff.h>
  49. #include <linux/trdevice.h>
  50. #include <linux/bitops.h>
  51. #include <asm/system.h>
  52. #include <asm/io.h>
  53. #include <asm/dma.h>
  54. #include <asm/irq.h>
  55. #if BITS_PER_LONG == 64
  56. #error FIXME: driver does not support 64-bit platforms
  57. #endif
  58. #include "smctr.h" /* Our Stuff */
  59. #include "smctr_firmware.h" /* SMC adapter firmware */
  60. static char version[] __initdata = KERN_INFO "smctr.c: v1.4 7/12/00 by jschlst@samba.org\n";
  61. static const char cardname[] = "smctr";
  62. #define SMCTR_IO_EXTENT 20
  63. #ifdef CONFIG_MCA_LEGACY
  64. static unsigned int smctr_posid = 0x6ec6;
  65. #endif
  66. static int ringspeed;
  67. /* SMC Name of the Adapter. */
  68. static char smctr_name[] = "SMC TokenCard";
  69. static char *smctr_model = "Unknown";
  70. /* Use 0 for production, 1 for verification, 2 for debug, and
  71. * 3 for very verbose debug.
  72. */
  73. #ifndef SMCTR_DEBUG
  74. #define SMCTR_DEBUG 1
  75. #endif
  76. static unsigned int smctr_debug = SMCTR_DEBUG;
  77. /* smctr.c prototypes and functions are arranged alphabeticly
  78. * for clearity, maintainability and pure old fashion fun.
  79. */
  80. /* A */
  81. static int smctr_alloc_shared_memory(struct net_device *dev);
  82. /* B */
  83. static int smctr_bypass_state(struct net_device *dev);
  84. /* C */
  85. static int smctr_checksum_firmware(struct net_device *dev);
  86. static int __init smctr_chk_isa(struct net_device *dev);
  87. static int smctr_chg_rx_mask(struct net_device *dev);
  88. static int smctr_clear_int(struct net_device *dev);
  89. static int smctr_clear_trc_reset(int ioaddr);
  90. static int smctr_close(struct net_device *dev);
  91. /* D */
  92. static int smctr_decode_firmware(struct net_device *dev);
  93. static int smctr_disable_16bit(struct net_device *dev);
  94. static int smctr_disable_adapter_ctrl_store(struct net_device *dev);
  95. static int smctr_disable_bic_int(struct net_device *dev);
  96. /* E */
  97. static int smctr_enable_16bit(struct net_device *dev);
  98. static int smctr_enable_adapter_ctrl_store(struct net_device *dev);
  99. static int smctr_enable_adapter_ram(struct net_device *dev);
  100. static int smctr_enable_bic_int(struct net_device *dev);
  101. /* G */
  102. static int __init smctr_get_boardid(struct net_device *dev, int mca);
  103. static int smctr_get_group_address(struct net_device *dev);
  104. static int smctr_get_functional_address(struct net_device *dev);
  105. static unsigned int smctr_get_num_rx_bdbs(struct net_device *dev);
  106. static int smctr_get_physical_drop_number(struct net_device *dev);
  107. static __u8 *smctr_get_rx_pointer(struct net_device *dev, short queue);
  108. static int smctr_get_station_id(struct net_device *dev);
  109. static struct net_device_stats *smctr_get_stats(struct net_device *dev);
  110. static FCBlock *smctr_get_tx_fcb(struct net_device *dev, __u16 queue,
  111. __u16 bytes_count);
  112. static int smctr_get_upstream_neighbor_addr(struct net_device *dev);
  113. /* H */
  114. static int smctr_hardware_send_packet(struct net_device *dev,
  115. struct net_local *tp);
  116. /* I */
  117. static int smctr_init_acbs(struct net_device *dev);
  118. static int smctr_init_adapter(struct net_device *dev);
  119. static int smctr_init_card_real(struct net_device *dev);
  120. static int smctr_init_rx_bdbs(struct net_device *dev);
  121. static int smctr_init_rx_fcbs(struct net_device *dev);
  122. static int smctr_init_shared_memory(struct net_device *dev);
  123. static int smctr_init_tx_bdbs(struct net_device *dev);
  124. static int smctr_init_tx_fcbs(struct net_device *dev);
  125. static int smctr_internal_self_test(struct net_device *dev);
  126. static irqreturn_t smctr_interrupt(int irq, void *dev_id);
  127. static int smctr_issue_enable_int_cmd(struct net_device *dev,
  128. __u16 interrupt_enable_mask);
  129. static int smctr_issue_int_ack(struct net_device *dev, __u16 iack_code,
  130. __u16 ibits);
  131. static int smctr_issue_init_timers_cmd(struct net_device *dev);
  132. static int smctr_issue_init_txrx_cmd(struct net_device *dev);
  133. static int smctr_issue_insert_cmd(struct net_device *dev);
  134. static int smctr_issue_read_ring_status_cmd(struct net_device *dev);
  135. static int smctr_issue_read_word_cmd(struct net_device *dev, __u16 aword_cnt);
  136. static int smctr_issue_remove_cmd(struct net_device *dev);
  137. static int smctr_issue_resume_acb_cmd(struct net_device *dev);
  138. static int smctr_issue_resume_rx_bdb_cmd(struct net_device *dev, __u16 queue);
  139. static int smctr_issue_resume_rx_fcb_cmd(struct net_device *dev, __u16 queue);
  140. static int smctr_issue_resume_tx_fcb_cmd(struct net_device *dev, __u16 queue);
  141. static int smctr_issue_test_internal_rom_cmd(struct net_device *dev);
  142. static int smctr_issue_test_hic_cmd(struct net_device *dev);
  143. static int smctr_issue_test_mac_reg_cmd(struct net_device *dev);
  144. static int smctr_issue_trc_loopback_cmd(struct net_device *dev);
  145. static int smctr_issue_tri_loopback_cmd(struct net_device *dev);
  146. static int smctr_issue_write_byte_cmd(struct net_device *dev,
  147. short aword_cnt, void *byte);
  148. static int smctr_issue_write_word_cmd(struct net_device *dev,
  149. short aword_cnt, void *word);
  150. /* J */
  151. static int smctr_join_complete_state(struct net_device *dev);
  152. /* L */
  153. static int smctr_link_tx_fcbs_to_bdbs(struct net_device *dev);
  154. static int smctr_load_firmware(struct net_device *dev);
  155. static int smctr_load_node_addr(struct net_device *dev);
  156. static int smctr_lobe_media_test(struct net_device *dev);
  157. static int smctr_lobe_media_test_cmd(struct net_device *dev);
  158. static int smctr_lobe_media_test_state(struct net_device *dev);
  159. /* M */
  160. static int smctr_make_8025_hdr(struct net_device *dev,
  161. MAC_HEADER *rmf, MAC_HEADER *tmf, __u16 ac_fc);
  162. static int smctr_make_access_pri(struct net_device *dev,
  163. MAC_SUB_VECTOR *tsv);
  164. static int smctr_make_addr_mod(struct net_device *dev, MAC_SUB_VECTOR *tsv);
  165. static int smctr_make_auth_funct_class(struct net_device *dev,
  166. MAC_SUB_VECTOR *tsv);
  167. static int smctr_make_corr(struct net_device *dev,
  168. MAC_SUB_VECTOR *tsv, __u16 correlator);
  169. static int smctr_make_funct_addr(struct net_device *dev,
  170. MAC_SUB_VECTOR *tsv);
  171. static int smctr_make_group_addr(struct net_device *dev,
  172. MAC_SUB_VECTOR *tsv);
  173. static int smctr_make_phy_drop_num(struct net_device *dev,
  174. MAC_SUB_VECTOR *tsv);
  175. static int smctr_make_product_id(struct net_device *dev, MAC_SUB_VECTOR *tsv);
  176. static int smctr_make_station_id(struct net_device *dev, MAC_SUB_VECTOR *tsv);
  177. static int smctr_make_ring_station_status(struct net_device *dev,
  178. MAC_SUB_VECTOR *tsv);
  179. static int smctr_make_ring_station_version(struct net_device *dev,
  180. MAC_SUB_VECTOR *tsv);
  181. static int smctr_make_tx_status_code(struct net_device *dev,
  182. MAC_SUB_VECTOR *tsv, __u16 tx_fstatus);
  183. static int smctr_make_upstream_neighbor_addr(struct net_device *dev,
  184. MAC_SUB_VECTOR *tsv);
  185. static int smctr_make_wrap_data(struct net_device *dev,
  186. MAC_SUB_VECTOR *tsv);
  187. /* O */
  188. static int smctr_open(struct net_device *dev);
  189. static int smctr_open_tr(struct net_device *dev);
  190. /* P */
  191. struct net_device *smctr_probe(int unit);
  192. static int __init smctr_probe1(struct net_device *dev, int ioaddr);
  193. static int smctr_process_rx_packet(MAC_HEADER *rmf, __u16 size,
  194. struct net_device *dev, __u16 rx_status);
  195. /* R */
  196. static int smctr_ram_memory_test(struct net_device *dev);
  197. static int smctr_rcv_chg_param(struct net_device *dev, MAC_HEADER *rmf,
  198. __u16 *correlator);
  199. static int smctr_rcv_init(struct net_device *dev, MAC_HEADER *rmf,
  200. __u16 *correlator);
  201. static int smctr_rcv_tx_forward(struct net_device *dev, MAC_HEADER *rmf);
  202. static int smctr_rcv_rq_addr_state_attch(struct net_device *dev,
  203. MAC_HEADER *rmf, __u16 *correlator);
  204. static int smctr_rcv_unknown(struct net_device *dev, MAC_HEADER *rmf,
  205. __u16 *correlator);
  206. static int smctr_reset_adapter(struct net_device *dev);
  207. static int smctr_restart_tx_chain(struct net_device *dev, short queue);
  208. static int smctr_ring_status_chg(struct net_device *dev);
  209. static int smctr_rx_frame(struct net_device *dev);
  210. /* S */
  211. static int smctr_send_dat(struct net_device *dev);
  212. static int smctr_send_packet(struct sk_buff *skb, struct net_device *dev);
  213. static int smctr_send_lobe_media_test(struct net_device *dev);
  214. static int smctr_send_rpt_addr(struct net_device *dev, MAC_HEADER *rmf,
  215. __u16 correlator);
  216. static int smctr_send_rpt_attch(struct net_device *dev, MAC_HEADER *rmf,
  217. __u16 correlator);
  218. static int smctr_send_rpt_state(struct net_device *dev, MAC_HEADER *rmf,
  219. __u16 correlator);
  220. static int smctr_send_rpt_tx_forward(struct net_device *dev,
  221. MAC_HEADER *rmf, __u16 tx_fstatus);
  222. static int smctr_send_rsp(struct net_device *dev, MAC_HEADER *rmf,
  223. __u16 rcode, __u16 correlator);
  224. static int smctr_send_rq_init(struct net_device *dev);
  225. static int smctr_send_tx_forward(struct net_device *dev, MAC_HEADER *rmf,
  226. __u16 *tx_fstatus);
  227. static int smctr_set_auth_access_pri(struct net_device *dev,
  228. MAC_SUB_VECTOR *rsv);
  229. static int smctr_set_auth_funct_class(struct net_device *dev,
  230. MAC_SUB_VECTOR *rsv);
  231. static int smctr_set_corr(struct net_device *dev, MAC_SUB_VECTOR *rsv,
  232. __u16 *correlator);
  233. static int smctr_set_error_timer_value(struct net_device *dev,
  234. MAC_SUB_VECTOR *rsv);
  235. static int smctr_set_frame_forward(struct net_device *dev,
  236. MAC_SUB_VECTOR *rsv, __u8 dc_sc);
  237. static int smctr_set_local_ring_num(struct net_device *dev,
  238. MAC_SUB_VECTOR *rsv);
  239. static unsigned short smctr_set_ctrl_attention(struct net_device *dev);
  240. static void smctr_set_multicast_list(struct net_device *dev);
  241. static int smctr_set_page(struct net_device *dev, __u8 *buf);
  242. static int smctr_set_phy_drop(struct net_device *dev,
  243. MAC_SUB_VECTOR *rsv);
  244. static int smctr_set_ring_speed(struct net_device *dev);
  245. static int smctr_set_rx_look_ahead(struct net_device *dev);
  246. static int smctr_set_trc_reset(int ioaddr);
  247. static int smctr_setup_single_cmd(struct net_device *dev,
  248. __u16 command, __u16 subcommand);
  249. static int smctr_setup_single_cmd_w_data(struct net_device *dev,
  250. __u16 command, __u16 subcommand);
  251. static char *smctr_malloc(struct net_device *dev, __u16 size);
  252. static int smctr_status_chg(struct net_device *dev);
  253. /* T */
  254. static void smctr_timeout(struct net_device *dev);
  255. static int smctr_trc_send_packet(struct net_device *dev, FCBlock *fcb,
  256. __u16 queue);
  257. static __u16 smctr_tx_complete(struct net_device *dev, __u16 queue);
  258. static unsigned short smctr_tx_move_frame(struct net_device *dev,
  259. struct sk_buff *skb, __u8 *pbuff, unsigned int bytes);
  260. /* U */
  261. static int smctr_update_err_stats(struct net_device *dev);
  262. static int smctr_update_rx_chain(struct net_device *dev, __u16 queue);
  263. static int smctr_update_tx_chain(struct net_device *dev, FCBlock *fcb,
  264. __u16 queue);
  265. /* W */
  266. static int smctr_wait_cmd(struct net_device *dev);
  267. static int smctr_wait_while_cbusy(struct net_device *dev);
  268. #define TO_256_BYTE_BOUNDRY(X) (((X + 0xff) & 0xff00) - X)
  269. #define TO_PARAGRAPH_BOUNDRY(X) (((X + 0x0f) & 0xfff0) - X)
  270. #define PARAGRAPH_BOUNDRY(X) smctr_malloc(dev, TO_PARAGRAPH_BOUNDRY(X))
  271. /* Allocate Adapter Shared Memory.
  272. * IMPORTANT NOTE: Any changes to this function MUST be mirrored in the
  273. * function "get_num_rx_bdbs" below!!!
  274. *
  275. * Order of memory allocation:
  276. *
  277. * 0. Initial System Configuration Block Pointer
  278. * 1. System Configuration Block
  279. * 2. System Control Block
  280. * 3. Action Command Block
  281. * 4. Interrupt Status Block
  282. *
  283. * 5. MAC TX FCB'S
  284. * 6. NON-MAC TX FCB'S
  285. * 7. MAC TX BDB'S
  286. * 8. NON-MAC TX BDB'S
  287. * 9. MAC RX FCB'S
  288. * 10. NON-MAC RX FCB'S
  289. * 11. MAC RX BDB'S
  290. * 12. NON-MAC RX BDB'S
  291. * 13. MAC TX Data Buffer( 1, 256 byte buffer)
  292. * 14. MAC RX Data Buffer( 1, 256 byte buffer)
  293. *
  294. * 15. NON-MAC TX Data Buffer
  295. * 16. NON-MAC RX Data Buffer
  296. */
  297. static int smctr_alloc_shared_memory(struct net_device *dev)
  298. {
  299. struct net_local *tp = netdev_priv(dev);
  300. if(smctr_debug > 10)
  301. printk(KERN_DEBUG "%s: smctr_alloc_shared_memory\n", dev->name);
  302. /* Allocate initial System Control Block pointer.
  303. * This pointer is located in the last page, last offset - 4.
  304. */
  305. tp->iscpb_ptr = (ISCPBlock *)(tp->ram_access + ((__u32)64 * 0x400)
  306. - (long)ISCP_BLOCK_SIZE);
  307. /* Allocate System Control Blocks. */
  308. tp->scgb_ptr = (SCGBlock *)smctr_malloc(dev, sizeof(SCGBlock));
  309. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  310. tp->sclb_ptr = (SCLBlock *)smctr_malloc(dev, sizeof(SCLBlock));
  311. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  312. tp->acb_head = (ACBlock *)smctr_malloc(dev,
  313. sizeof(ACBlock)*tp->num_acbs);
  314. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  315. tp->isb_ptr = (ISBlock *)smctr_malloc(dev, sizeof(ISBlock));
  316. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  317. tp->misc_command_data = (__u16 *)smctr_malloc(dev, MISC_DATA_SIZE);
  318. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  319. /* Allocate transmit FCBs. */
  320. tp->tx_fcb_head[MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  321. sizeof(FCBlock) * tp->num_tx_fcbs[MAC_QUEUE]);
  322. tp->tx_fcb_head[NON_MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  323. sizeof(FCBlock) * tp->num_tx_fcbs[NON_MAC_QUEUE]);
  324. tp->tx_fcb_head[BUG_QUEUE] = (FCBlock *)smctr_malloc(dev,
  325. sizeof(FCBlock) * tp->num_tx_fcbs[BUG_QUEUE]);
  326. /* Allocate transmit BDBs. */
  327. tp->tx_bdb_head[MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  328. sizeof(BDBlock) * tp->num_tx_bdbs[MAC_QUEUE]);
  329. tp->tx_bdb_head[NON_MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  330. sizeof(BDBlock) * tp->num_tx_bdbs[NON_MAC_QUEUE]);
  331. tp->tx_bdb_head[BUG_QUEUE] = (BDBlock *)smctr_malloc(dev,
  332. sizeof(BDBlock) * tp->num_tx_bdbs[BUG_QUEUE]);
  333. /* Allocate receive FCBs. */
  334. tp->rx_fcb_head[MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  335. sizeof(FCBlock) * tp->num_rx_fcbs[MAC_QUEUE]);
  336. tp->rx_fcb_head[NON_MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  337. sizeof(FCBlock) * tp->num_rx_fcbs[NON_MAC_QUEUE]);
  338. /* Allocate receive BDBs. */
  339. tp->rx_bdb_head[MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  340. sizeof(BDBlock) * tp->num_rx_bdbs[MAC_QUEUE]);
  341. tp->rx_bdb_end[MAC_QUEUE] = (BDBlock *)smctr_malloc(dev, 0);
  342. tp->rx_bdb_head[NON_MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  343. sizeof(BDBlock) * tp->num_rx_bdbs[NON_MAC_QUEUE]);
  344. tp->rx_bdb_end[NON_MAC_QUEUE] = (BDBlock *)smctr_malloc(dev, 0);
  345. /* Allocate MAC transmit buffers.
  346. * MAC Tx Buffers doen't have to be on an ODD Boundry.
  347. */
  348. tp->tx_buff_head[MAC_QUEUE]
  349. = (__u16 *)smctr_malloc(dev, tp->tx_buff_size[MAC_QUEUE]);
  350. tp->tx_buff_curr[MAC_QUEUE] = tp->tx_buff_head[MAC_QUEUE];
  351. tp->tx_buff_end [MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  352. /* Allocate BUG transmit buffers. */
  353. tp->tx_buff_head[BUG_QUEUE]
  354. = (__u16 *)smctr_malloc(dev, tp->tx_buff_size[BUG_QUEUE]);
  355. tp->tx_buff_curr[BUG_QUEUE] = tp->tx_buff_head[BUG_QUEUE];
  356. tp->tx_buff_end[BUG_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  357. /* Allocate MAC receive data buffers.
  358. * MAC Rx buffer doesn't have to be on a 256 byte boundary.
  359. */
  360. tp->rx_buff_head[MAC_QUEUE] = (__u16 *)smctr_malloc(dev,
  361. RX_DATA_BUFFER_SIZE * tp->num_rx_bdbs[MAC_QUEUE]);
  362. tp->rx_buff_end[MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  363. /* Allocate Non-MAC transmit buffers.
  364. * ?? For maximum Netware performance, put Tx Buffers on
  365. * ODD Boundry and then restore malloc to Even Boundrys.
  366. */
  367. smctr_malloc(dev, 1L);
  368. tp->tx_buff_head[NON_MAC_QUEUE]
  369. = (__u16 *)smctr_malloc(dev, tp->tx_buff_size[NON_MAC_QUEUE]);
  370. tp->tx_buff_curr[NON_MAC_QUEUE] = tp->tx_buff_head[NON_MAC_QUEUE];
  371. tp->tx_buff_end [NON_MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  372. smctr_malloc(dev, 1L);
  373. /* Allocate Non-MAC receive data buffers.
  374. * To guarantee a minimum of 256 contigous memory to
  375. * UM_Receive_Packet's lookahead pointer, before a page
  376. * change or ring end is encountered, place each rx buffer on
  377. * a 256 byte boundary.
  378. */
  379. smctr_malloc(dev, TO_256_BYTE_BOUNDRY(tp->sh_mem_used));
  380. tp->rx_buff_head[NON_MAC_QUEUE] = (__u16 *)smctr_malloc(dev,
  381. RX_DATA_BUFFER_SIZE * tp->num_rx_bdbs[NON_MAC_QUEUE]);
  382. tp->rx_buff_end[NON_MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  383. return (0);
  384. }
  385. /* Enter Bypass state. */
  386. static int smctr_bypass_state(struct net_device *dev)
  387. {
  388. int err;
  389. if(smctr_debug > 10)
  390. printk(KERN_DEBUG "%s: smctr_bypass_state\n", dev->name);
  391. err = smctr_setup_single_cmd(dev, ACB_CMD_CHANGE_JOIN_STATE, JS_BYPASS_STATE);
  392. return (err);
  393. }
  394. static int smctr_checksum_firmware(struct net_device *dev)
  395. {
  396. struct net_local *tp = netdev_priv(dev);
  397. __u16 i, checksum = 0;
  398. if(smctr_debug > 10)
  399. printk(KERN_DEBUG "%s: smctr_checksum_firmware\n", dev->name);
  400. smctr_enable_adapter_ctrl_store(dev);
  401. for(i = 0; i < CS_RAM_SIZE; i += 2)
  402. checksum += *((__u16 *)(tp->ram_access + i));
  403. tp->microcode_version = *(__u16 *)(tp->ram_access
  404. + CS_RAM_VERSION_OFFSET);
  405. tp->microcode_version >>= 8;
  406. smctr_disable_adapter_ctrl_store(dev);
  407. if(checksum)
  408. return (checksum);
  409. return (0);
  410. }
  411. static int __init smctr_chk_mca(struct net_device *dev)
  412. {
  413. #ifdef CONFIG_MCA_LEGACY
  414. struct net_local *tp = netdev_priv(dev);
  415. int current_slot;
  416. __u8 r1, r2, r3, r4, r5;
  417. current_slot = mca_find_unused_adapter(smctr_posid, 0);
  418. if(current_slot == MCA_NOTFOUND)
  419. return (-ENODEV);
  420. mca_set_adapter_name(current_slot, smctr_name);
  421. mca_mark_as_used(current_slot);
  422. tp->slot_num = current_slot;
  423. r1 = mca_read_stored_pos(tp->slot_num, 2);
  424. r2 = mca_read_stored_pos(tp->slot_num, 3);
  425. if(tp->slot_num)
  426. outb(CNFG_POS_CONTROL_REG, (__u8)((tp->slot_num - 1) | CNFG_SLOT_ENABLE_BIT));
  427. else
  428. outb(CNFG_POS_CONTROL_REG, (__u8)((tp->slot_num) | CNFG_SLOT_ENABLE_BIT));
  429. r1 = inb(CNFG_POS_REG1);
  430. r2 = inb(CNFG_POS_REG0);
  431. tp->bic_type = BIC_594_CHIP;
  432. /* IO */
  433. r2 = mca_read_stored_pos(tp->slot_num, 2);
  434. r2 &= 0xF0;
  435. dev->base_addr = ((__u16)r2 << 8) + (__u16)0x800;
  436. request_region(dev->base_addr, SMCTR_IO_EXTENT, smctr_name);
  437. /* IRQ */
  438. r5 = mca_read_stored_pos(tp->slot_num, 5);
  439. r5 &= 0xC;
  440. switch(r5)
  441. {
  442. case 0:
  443. dev->irq = 3;
  444. break;
  445. case 0x4:
  446. dev->irq = 4;
  447. break;
  448. case 0x8:
  449. dev->irq = 10;
  450. break;
  451. default:
  452. dev->irq = 15;
  453. break;
  454. }
  455. if (request_irq(dev->irq, smctr_interrupt, IRQF_SHARED, smctr_name, dev)) {
  456. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  457. return -ENODEV;
  458. }
  459. /* Get RAM base */
  460. r3 = mca_read_stored_pos(tp->slot_num, 3);
  461. tp->ram_base = ((__u32)(r3 & 0x7) << 13) + 0x0C0000;
  462. if (r3 & 0x8)
  463. tp->ram_base += 0x010000;
  464. if (r3 & 0x80)
  465. tp->ram_base += 0xF00000;
  466. /* Get Ram Size */
  467. r3 &= 0x30;
  468. r3 >>= 4;
  469. tp->ram_usable = (__u16)CNFG_SIZE_8KB << r3;
  470. tp->ram_size = (__u16)CNFG_SIZE_64KB;
  471. tp->board_id |= TOKEN_MEDIA;
  472. r4 = mca_read_stored_pos(tp->slot_num, 4);
  473. tp->rom_base = ((__u32)(r4 & 0x7) << 13) + 0x0C0000;
  474. if (r4 & 0x8)
  475. tp->rom_base += 0x010000;
  476. /* Get ROM size. */
  477. r4 >>= 4;
  478. switch (r4) {
  479. case 0:
  480. tp->rom_size = CNFG_SIZE_8KB;
  481. break;
  482. case 1:
  483. tp->rom_size = CNFG_SIZE_16KB;
  484. break;
  485. case 2:
  486. tp->rom_size = CNFG_SIZE_32KB;
  487. break;
  488. default:
  489. tp->rom_size = ROM_DISABLE;
  490. }
  491. /* Get Media Type. */
  492. r5 = mca_read_stored_pos(tp->slot_num, 5);
  493. r5 &= CNFG_MEDIA_TYPE_MASK;
  494. switch(r5)
  495. {
  496. case (0):
  497. tp->media_type = MEDIA_STP_4;
  498. break;
  499. case (1):
  500. tp->media_type = MEDIA_STP_16;
  501. break;
  502. case (3):
  503. tp->media_type = MEDIA_UTP_16;
  504. break;
  505. default:
  506. tp->media_type = MEDIA_UTP_4;
  507. break;
  508. }
  509. tp->media_menu = 14;
  510. r2 = mca_read_stored_pos(tp->slot_num, 2);
  511. if(!(r2 & 0x02))
  512. tp->mode_bits |= EARLY_TOKEN_REL;
  513. /* Disable slot */
  514. outb(CNFG_POS_CONTROL_REG, 0);
  515. tp->board_id = smctr_get_boardid(dev, 1);
  516. switch(tp->board_id & 0xffff)
  517. {
  518. case WD8115TA:
  519. smctr_model = "8115T/A";
  520. break;
  521. case WD8115T:
  522. if(tp->extra_info & CHIP_REV_MASK)
  523. smctr_model = "8115T rev XE";
  524. else
  525. smctr_model = "8115T rev XD";
  526. break;
  527. default:
  528. smctr_model = "Unknown";
  529. break;
  530. }
  531. return (0);
  532. #else
  533. return (-1);
  534. #endif /* CONFIG_MCA_LEGACY */
  535. }
  536. static int smctr_chg_rx_mask(struct net_device *dev)
  537. {
  538. struct net_local *tp = netdev_priv(dev);
  539. int err = 0;
  540. if(smctr_debug > 10)
  541. printk(KERN_DEBUG "%s: smctr_chg_rx_mask\n", dev->name);
  542. smctr_enable_16bit(dev);
  543. smctr_set_page(dev, (__u8 *)tp->ram_access);
  544. if(tp->mode_bits & LOOPING_MODE_MASK)
  545. tp->config_word0 |= RX_OWN_BIT;
  546. else
  547. tp->config_word0 &= ~RX_OWN_BIT;
  548. if(tp->receive_mask & PROMISCUOUS_MODE)
  549. tp->config_word0 |= PROMISCUOUS_BIT;
  550. else
  551. tp->config_word0 &= ~PROMISCUOUS_BIT;
  552. if(tp->receive_mask & ACCEPT_ERR_PACKETS)
  553. tp->config_word0 |= SAVBAD_BIT;
  554. else
  555. tp->config_word0 &= ~SAVBAD_BIT;
  556. if(tp->receive_mask & ACCEPT_ATT_MAC_FRAMES)
  557. tp->config_word0 |= RXATMAC;
  558. else
  559. tp->config_word0 &= ~RXATMAC;
  560. if(tp->receive_mask & ACCEPT_MULTI_PROM)
  561. tp->config_word1 |= MULTICAST_ADDRESS_BIT;
  562. else
  563. tp->config_word1 &= ~MULTICAST_ADDRESS_BIT;
  564. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING_SPANNING)
  565. tp->config_word1 |= SOURCE_ROUTING_SPANNING_BITS;
  566. else
  567. {
  568. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING)
  569. tp->config_word1 |= SOURCE_ROUTING_EXPLORER_BIT;
  570. else
  571. tp->config_word1 &= ~SOURCE_ROUTING_SPANNING_BITS;
  572. }
  573. if((err = smctr_issue_write_word_cmd(dev, RW_CONFIG_REGISTER_0,
  574. &tp->config_word0)))
  575. {
  576. return (err);
  577. }
  578. if((err = smctr_issue_write_word_cmd(dev, RW_CONFIG_REGISTER_1,
  579. &tp->config_word1)))
  580. {
  581. return (err);
  582. }
  583. smctr_disable_16bit(dev);
  584. return (0);
  585. }
  586. static int smctr_clear_int(struct net_device *dev)
  587. {
  588. struct net_local *tp = netdev_priv(dev);
  589. outb((tp->trc_mask | CSR_CLRTINT), dev->base_addr + CSR);
  590. return (0);
  591. }
  592. static int smctr_clear_trc_reset(int ioaddr)
  593. {
  594. __u8 r;
  595. r = inb(ioaddr + MSR);
  596. outb(~MSR_RST & r, ioaddr + MSR);
  597. return (0);
  598. }
  599. /*
  600. * The inverse routine to smctr_open().
  601. */
  602. static int smctr_close(struct net_device *dev)
  603. {
  604. struct net_local *tp = netdev_priv(dev);
  605. struct sk_buff *skb;
  606. int err;
  607. netif_stop_queue(dev);
  608. tp->cleanup = 1;
  609. /* Check to see if adapter is already in a closed state. */
  610. if(tp->status != OPEN)
  611. return (0);
  612. smctr_enable_16bit(dev);
  613. smctr_set_page(dev, (__u8 *)tp->ram_access);
  614. if((err = smctr_issue_remove_cmd(dev)))
  615. {
  616. smctr_disable_16bit(dev);
  617. return (err);
  618. }
  619. for(;;)
  620. {
  621. skb = skb_dequeue(&tp->SendSkbQueue);
  622. if(skb == NULL)
  623. break;
  624. tp->QueueSkb++;
  625. dev_kfree_skb(skb);
  626. }
  627. return (0);
  628. }
  629. static int smctr_decode_firmware(struct net_device *dev)
  630. {
  631. struct net_local *tp = netdev_priv(dev);
  632. short bit = 0x80, shift = 12;
  633. DECODE_TREE_NODE *tree;
  634. short branch, tsize;
  635. __u16 buff = 0;
  636. long weight;
  637. __u8 *ucode;
  638. __u16 *mem;
  639. if(smctr_debug > 10)
  640. printk(KERN_DEBUG "%s: smctr_decode_firmware\n", dev->name);
  641. weight = *(long *)(tp->ptr_ucode + WEIGHT_OFFSET);
  642. tsize = *(__u8 *)(tp->ptr_ucode + TREE_SIZE_OFFSET);
  643. tree = (DECODE_TREE_NODE *)(tp->ptr_ucode + TREE_OFFSET);
  644. ucode = (__u8 *)(tp->ptr_ucode + TREE_OFFSET
  645. + (tsize * sizeof(DECODE_TREE_NODE)));
  646. mem = (__u16 *)(tp->ram_access);
  647. while(weight)
  648. {
  649. branch = ROOT;
  650. while((tree + branch)->tag != LEAF && weight)
  651. {
  652. branch = *ucode & bit ? (tree + branch)->llink
  653. : (tree + branch)->rlink;
  654. bit >>= 1;
  655. weight--;
  656. if(bit == 0)
  657. {
  658. bit = 0x80;
  659. ucode++;
  660. }
  661. }
  662. buff |= (tree + branch)->info << shift;
  663. shift -= 4;
  664. if(shift < 0)
  665. {
  666. *(mem++) = SWAP_BYTES(buff);
  667. buff = 0;
  668. shift = 12;
  669. }
  670. }
  671. /* The following assumes the Control Store Memory has
  672. * been initialized to zero. If the last partial word
  673. * is zero, it will not be written.
  674. */
  675. if(buff)
  676. *(mem++) = SWAP_BYTES(buff);
  677. return (0);
  678. }
  679. static int smctr_disable_16bit(struct net_device *dev)
  680. {
  681. return (0);
  682. }
  683. /*
  684. * On Exit, Adapter is:
  685. * 1. TRC is in a reset state and un-initialized.
  686. * 2. Adapter memory is enabled.
  687. * 3. Control Store memory is out of context (-WCSS is 1).
  688. */
  689. static int smctr_disable_adapter_ctrl_store(struct net_device *dev)
  690. {
  691. struct net_local *tp = netdev_priv(dev);
  692. int ioaddr = dev->base_addr;
  693. if(smctr_debug > 10)
  694. printk(KERN_DEBUG "%s: smctr_disable_adapter_ctrl_store\n", dev->name);
  695. tp->trc_mask |= CSR_WCSS;
  696. outb(tp->trc_mask, ioaddr + CSR);
  697. return (0);
  698. }
  699. static int smctr_disable_bic_int(struct net_device *dev)
  700. {
  701. struct net_local *tp = netdev_priv(dev);
  702. int ioaddr = dev->base_addr;
  703. tp->trc_mask = CSR_MSK_ALL | CSR_MSKCBUSY
  704. | CSR_MSKTINT | CSR_WCSS;
  705. outb(tp->trc_mask, ioaddr + CSR);
  706. return (0);
  707. }
  708. static int smctr_enable_16bit(struct net_device *dev)
  709. {
  710. struct net_local *tp = netdev_priv(dev);
  711. __u8 r;
  712. if(tp->adapter_bus == BUS_ISA16_TYPE)
  713. {
  714. r = inb(dev->base_addr + LAAR);
  715. outb((r | LAAR_MEM16ENB), dev->base_addr + LAAR);
  716. }
  717. return (0);
  718. }
  719. /*
  720. * To enable the adapter control store memory:
  721. * 1. Adapter must be in a RESET state.
  722. * 2. Adapter memory must be enabled.
  723. * 3. Control Store Memory is in context (-WCSS is 0).
  724. */
  725. static int smctr_enable_adapter_ctrl_store(struct net_device *dev)
  726. {
  727. struct net_local *tp = netdev_priv(dev);
  728. int ioaddr = dev->base_addr;
  729. if(smctr_debug > 10)
  730. printk(KERN_DEBUG "%s: smctr_enable_adapter_ctrl_store\n", dev->name);
  731. smctr_set_trc_reset(ioaddr);
  732. smctr_enable_adapter_ram(dev);
  733. tp->trc_mask &= ~CSR_WCSS;
  734. outb(tp->trc_mask, ioaddr + CSR);
  735. return (0);
  736. }
  737. static int smctr_enable_adapter_ram(struct net_device *dev)
  738. {
  739. int ioaddr = dev->base_addr;
  740. __u8 r;
  741. if(smctr_debug > 10)
  742. printk(KERN_DEBUG "%s: smctr_enable_adapter_ram\n", dev->name);
  743. r = inb(ioaddr + MSR);
  744. outb(MSR_MEMB | r, ioaddr + MSR);
  745. return (0);
  746. }
  747. static int smctr_enable_bic_int(struct net_device *dev)
  748. {
  749. struct net_local *tp = netdev_priv(dev);
  750. int ioaddr = dev->base_addr;
  751. __u8 r;
  752. switch(tp->bic_type)
  753. {
  754. case (BIC_584_CHIP):
  755. tp->trc_mask = CSR_MSKCBUSY | CSR_WCSS;
  756. outb(tp->trc_mask, ioaddr + CSR);
  757. r = inb(ioaddr + IRR);
  758. outb(r | IRR_IEN, ioaddr + IRR);
  759. break;
  760. case (BIC_594_CHIP):
  761. tp->trc_mask = CSR_MSKCBUSY | CSR_WCSS;
  762. outb(tp->trc_mask, ioaddr + CSR);
  763. r = inb(ioaddr + IMCCR);
  764. outb(r | IMCCR_EIL, ioaddr + IMCCR);
  765. break;
  766. }
  767. return (0);
  768. }
  769. static int __init smctr_chk_isa(struct net_device *dev)
  770. {
  771. struct net_local *tp = netdev_priv(dev);
  772. int ioaddr = dev->base_addr;
  773. __u8 r1, r2, b, chksum = 0;
  774. __u16 r;
  775. int i;
  776. int err = -ENODEV;
  777. if(smctr_debug > 10)
  778. printk(KERN_DEBUG "%s: smctr_chk_isa %#4x\n", dev->name, ioaddr);
  779. if((ioaddr & 0x1F) != 0)
  780. goto out;
  781. /* Grab the region so that no one else tries to probe our ioports. */
  782. if (!request_region(ioaddr, SMCTR_IO_EXTENT, smctr_name)) {
  783. err = -EBUSY;
  784. goto out;
  785. }
  786. /* Checksum SMC node address */
  787. for(i = 0; i < 8; i++)
  788. {
  789. b = inb(ioaddr + LAR0 + i);
  790. chksum += b;
  791. }
  792. if (chksum != NODE_ADDR_CKSUM)
  793. goto out2;
  794. b = inb(ioaddr + BDID);
  795. if(b != BRD_ID_8115T)
  796. {
  797. printk(KERN_ERR "%s: The adapter found is not supported\n", dev->name);
  798. goto out2;
  799. }
  800. /* Check for 8115T Board ID */
  801. r2 = 0;
  802. for(r = 0; r < 8; r++)
  803. {
  804. r1 = inb(ioaddr + 0x8 + r);
  805. r2 += r1;
  806. }
  807. /* value of RegF adds up the sum to 0xFF */
  808. if((r2 != 0xFF) && (r2 != 0xEE))
  809. goto out2;
  810. /* Get adapter ID */
  811. tp->board_id = smctr_get_boardid(dev, 0);
  812. switch(tp->board_id & 0xffff)
  813. {
  814. case WD8115TA:
  815. smctr_model = "8115T/A";
  816. break;
  817. case WD8115T:
  818. if(tp->extra_info & CHIP_REV_MASK)
  819. smctr_model = "8115T rev XE";
  820. else
  821. smctr_model = "8115T rev XD";
  822. break;
  823. default:
  824. smctr_model = "Unknown";
  825. break;
  826. }
  827. /* Store BIC type. */
  828. tp->bic_type = BIC_584_CHIP;
  829. tp->nic_type = NIC_825_CHIP;
  830. /* Copy Ram Size */
  831. tp->ram_usable = CNFG_SIZE_16KB;
  832. tp->ram_size = CNFG_SIZE_64KB;
  833. /* Get 58x Ram Base */
  834. r1 = inb(ioaddr);
  835. r1 &= 0x3F;
  836. r2 = inb(ioaddr + CNFG_LAAR_584);
  837. r2 &= CNFG_LAAR_MASK;
  838. r2 <<= 3;
  839. r2 |= ((r1 & 0x38) >> 3);
  840. tp->ram_base = ((__u32)r2 << 16) + (((__u32)(r1 & 0x7)) << 13);
  841. /* Get 584 Irq */
  842. r1 = 0;
  843. r1 = inb(ioaddr + CNFG_ICR_583);
  844. r1 &= CNFG_ICR_IR2_584;
  845. r2 = inb(ioaddr + CNFG_IRR_583);
  846. r2 &= CNFG_IRR_IRQS; /* 0x60 */
  847. r2 >>= 5;
  848. switch(r2)
  849. {
  850. case 0:
  851. if(r1 == 0)
  852. dev->irq = 2;
  853. else
  854. dev->irq = 10;
  855. break;
  856. case 1:
  857. if(r1 == 0)
  858. dev->irq = 3;
  859. else
  860. dev->irq = 11;
  861. break;
  862. case 2:
  863. if(r1 == 0)
  864. {
  865. if(tp->extra_info & ALTERNATE_IRQ_BIT)
  866. dev->irq = 5;
  867. else
  868. dev->irq = 4;
  869. }
  870. else
  871. dev->irq = 15;
  872. break;
  873. case 3:
  874. if(r1 == 0)
  875. dev->irq = 7;
  876. else
  877. dev->irq = 4;
  878. break;
  879. default:
  880. printk(KERN_ERR "%s: No IRQ found aborting\n", dev->name);
  881. goto out2;
  882. }
  883. if (request_irq(dev->irq, smctr_interrupt, IRQF_SHARED, smctr_name, dev))
  884. goto out2;
  885. /* Get 58x Rom Base */
  886. r1 = inb(ioaddr + CNFG_BIO_583);
  887. r1 &= 0x3E;
  888. r1 |= 0x40;
  889. tp->rom_base = (__u32)r1 << 13;
  890. /* Get 58x Rom Size */
  891. r1 = inb(ioaddr + CNFG_BIO_583);
  892. r1 &= 0xC0;
  893. if(r1 == 0)
  894. tp->rom_size = ROM_DISABLE;
  895. else
  896. {
  897. r1 >>= 6;
  898. tp->rom_size = (__u16)CNFG_SIZE_8KB << r1;
  899. }
  900. /* Get 58x Boot Status */
  901. r1 = inb(ioaddr + CNFG_GP2);
  902. tp->mode_bits &= (~BOOT_STATUS_MASK);
  903. if(r1 & CNFG_GP2_BOOT_NIBBLE)
  904. tp->mode_bits |= BOOT_TYPE_1;
  905. /* Get 58x Zero Wait State */
  906. tp->mode_bits &= (~ZERO_WAIT_STATE_MASK);
  907. r1 = inb(ioaddr + CNFG_IRR_583);
  908. if(r1 & CNFG_IRR_ZWS)
  909. tp->mode_bits |= ZERO_WAIT_STATE_8_BIT;
  910. if(tp->board_id & BOARD_16BIT)
  911. {
  912. r1 = inb(ioaddr + CNFG_LAAR_584);
  913. if(r1 & CNFG_LAAR_ZWS)
  914. tp->mode_bits |= ZERO_WAIT_STATE_16_BIT;
  915. }
  916. /* Get 584 Media Menu */
  917. tp->media_menu = 14;
  918. r1 = inb(ioaddr + CNFG_IRR_583);
  919. tp->mode_bits &= 0xf8ff; /* (~CNFG_INTERFACE_TYPE_MASK) */
  920. if((tp->board_id & TOKEN_MEDIA) == TOKEN_MEDIA)
  921. {
  922. /* Get Advanced Features */
  923. if(((r1 & 0x6) >> 1) == 0x3)
  924. tp->media_type |= MEDIA_UTP_16;
  925. else
  926. {
  927. if(((r1 & 0x6) >> 1) == 0x2)
  928. tp->media_type |= MEDIA_STP_16;
  929. else
  930. {
  931. if(((r1 & 0x6) >> 1) == 0x1)
  932. tp->media_type |= MEDIA_UTP_4;
  933. else
  934. tp->media_type |= MEDIA_STP_4;
  935. }
  936. }
  937. r1 = inb(ioaddr + CNFG_GP2);
  938. if(!(r1 & 0x2) ) /* GP2_ETRD */
  939. tp->mode_bits |= EARLY_TOKEN_REL;
  940. /* see if the chip is corrupted
  941. if(smctr_read_584_chksum(ioaddr))
  942. {
  943. printk(KERN_ERR "%s: EEPROM Checksum Failure\n", dev->name);
  944. free_irq(dev->irq, dev);
  945. goto out2;
  946. }
  947. */
  948. }
  949. return (0);
  950. out2:
  951. release_region(ioaddr, SMCTR_IO_EXTENT);
  952. out:
  953. return err;
  954. }
  955. static int __init smctr_get_boardid(struct net_device *dev, int mca)
  956. {
  957. struct net_local *tp = netdev_priv(dev);
  958. int ioaddr = dev->base_addr;
  959. __u8 r, r1, IdByte;
  960. __u16 BoardIdMask;
  961. tp->board_id = BoardIdMask = 0;
  962. if(mca)
  963. {
  964. BoardIdMask |= (MICROCHANNEL+INTERFACE_CHIP+TOKEN_MEDIA+PAGED_RAM+BOARD_16BIT);
  965. tp->extra_info |= (INTERFACE_594_CHIP+RAM_SIZE_64K+NIC_825_BIT+ALTERNATE_IRQ_BIT+SLOT_16BIT);
  966. }
  967. else
  968. {
  969. BoardIdMask|=(INTERFACE_CHIP+TOKEN_MEDIA+PAGED_RAM+BOARD_16BIT);
  970. tp->extra_info |= (INTERFACE_584_CHIP + RAM_SIZE_64K
  971. + NIC_825_BIT + ALTERNATE_IRQ_BIT);
  972. }
  973. if(!mca)
  974. {
  975. r = inb(ioaddr + BID_REG_1);
  976. r &= 0x0c;
  977. outb(r, ioaddr + BID_REG_1);
  978. r = inb(ioaddr + BID_REG_1);
  979. if(r & BID_SIXTEEN_BIT_BIT)
  980. {
  981. tp->extra_info |= SLOT_16BIT;
  982. tp->adapter_bus = BUS_ISA16_TYPE;
  983. }
  984. else
  985. tp->adapter_bus = BUS_ISA8_TYPE;
  986. }
  987. else
  988. tp->adapter_bus = BUS_MCA_TYPE;
  989. /* Get Board Id Byte */
  990. IdByte = inb(ioaddr + BID_BOARD_ID_BYTE);
  991. /* if Major version > 1.0 then
  992. * return;
  993. */
  994. if(IdByte & 0xF8)
  995. return (-1);
  996. r1 = inb(ioaddr + BID_REG_1);
  997. r1 &= BID_ICR_MASK;
  998. r1 |= BID_OTHER_BIT;
  999. outb(r1, ioaddr + BID_REG_1);
  1000. r1 = inb(ioaddr + BID_REG_3);
  1001. r1 &= BID_EAR_MASK;
  1002. r1 |= BID_ENGR_PAGE;
  1003. outb(r1, ioaddr + BID_REG_3);
  1004. r1 = inb(ioaddr + BID_REG_1);
  1005. r1 &= BID_ICR_MASK;
  1006. r1 |= (BID_RLA | BID_OTHER_BIT);
  1007. outb(r1, ioaddr + BID_REG_1);
  1008. r1 = inb(ioaddr + BID_REG_1);
  1009. while(r1 & BID_RECALL_DONE_MASK)
  1010. r1 = inb(ioaddr + BID_REG_1);
  1011. r = inb(ioaddr + BID_LAR_0 + BID_REG_6);
  1012. /* clear chip rev bits */
  1013. tp->extra_info &= ~CHIP_REV_MASK;
  1014. tp->extra_info |= ((r & BID_EEPROM_CHIP_REV_MASK) << 6);
  1015. r1 = inb(ioaddr + BID_REG_1);
  1016. r1 &= BID_ICR_MASK;
  1017. r1 |= BID_OTHER_BIT;
  1018. outb(r1, ioaddr + BID_REG_1);
  1019. r1 = inb(ioaddr + BID_REG_3);
  1020. r1 &= BID_EAR_MASK;
  1021. r1 |= BID_EA6;
  1022. outb(r1, ioaddr + BID_REG_3);
  1023. r1 = inb(ioaddr + BID_REG_1);
  1024. r1 &= BID_ICR_MASK;
  1025. r1 |= BID_RLA;
  1026. outb(r1, ioaddr + BID_REG_1);
  1027. r1 = inb(ioaddr + BID_REG_1);
  1028. while(r1 & BID_RECALL_DONE_MASK)
  1029. r1 = inb(ioaddr + BID_REG_1);
  1030. return (BoardIdMask);
  1031. }
  1032. static int smctr_get_group_address(struct net_device *dev)
  1033. {
  1034. smctr_issue_read_word_cmd(dev, RW_INDIVIDUAL_GROUP_ADDR);
  1035. return(smctr_wait_cmd(dev));
  1036. }
  1037. static int smctr_get_functional_address(struct net_device *dev)
  1038. {
  1039. smctr_issue_read_word_cmd(dev, RW_FUNCTIONAL_ADDR);
  1040. return(smctr_wait_cmd(dev));
  1041. }
  1042. /* Calculate number of Non-MAC receive BDB's and data buffers.
  1043. * This function must simulate allocateing shared memory exactly
  1044. * as the allocate_shared_memory function above.
  1045. */
  1046. static unsigned int smctr_get_num_rx_bdbs(struct net_device *dev)
  1047. {
  1048. struct net_local *tp = netdev_priv(dev);
  1049. unsigned int mem_used = 0;
  1050. /* Allocate System Control Blocks. */
  1051. mem_used += sizeof(SCGBlock);
  1052. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1053. mem_used += sizeof(SCLBlock);
  1054. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1055. mem_used += sizeof(ACBlock) * tp->num_acbs;
  1056. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1057. mem_used += sizeof(ISBlock);
  1058. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1059. mem_used += MISC_DATA_SIZE;
  1060. /* Allocate transmit FCB's. */
  1061. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1062. mem_used += sizeof(FCBlock) * tp->num_tx_fcbs[MAC_QUEUE];
  1063. mem_used += sizeof(FCBlock) * tp->num_tx_fcbs[NON_MAC_QUEUE];
  1064. mem_used += sizeof(FCBlock) * tp->num_tx_fcbs[BUG_QUEUE];
  1065. /* Allocate transmit BDBs. */
  1066. mem_used += sizeof(BDBlock) * tp->num_tx_bdbs[MAC_QUEUE];
  1067. mem_used += sizeof(BDBlock) * tp->num_tx_bdbs[NON_MAC_QUEUE];
  1068. mem_used += sizeof(BDBlock) * tp->num_tx_bdbs[BUG_QUEUE];
  1069. /* Allocate receive FCBs. */
  1070. mem_used += sizeof(FCBlock) * tp->num_rx_fcbs[MAC_QUEUE];
  1071. mem_used += sizeof(FCBlock) * tp->num_rx_fcbs[NON_MAC_QUEUE];
  1072. /* Allocate receive BDBs. */
  1073. mem_used += sizeof(BDBlock) * tp->num_rx_bdbs[MAC_QUEUE];
  1074. /* Allocate MAC transmit buffers.
  1075. * MAC transmit buffers don't have to be on an ODD Boundry.
  1076. */
  1077. mem_used += tp->tx_buff_size[MAC_QUEUE];
  1078. /* Allocate BUG transmit buffers. */
  1079. mem_used += tp->tx_buff_size[BUG_QUEUE];
  1080. /* Allocate MAC receive data buffers.
  1081. * MAC receive buffers don't have to be on a 256 byte boundary.
  1082. */
  1083. mem_used += RX_DATA_BUFFER_SIZE * tp->num_rx_bdbs[MAC_QUEUE];
  1084. /* Allocate Non-MAC transmit buffers.
  1085. * For maximum Netware performance, put Tx Buffers on
  1086. * ODD Boundry,and then restore malloc to Even Boundrys.
  1087. */
  1088. mem_used += 1L;
  1089. mem_used += tp->tx_buff_size[NON_MAC_QUEUE];
  1090. mem_used += 1L;
  1091. /* CALCULATE NUMBER OF NON-MAC RX BDB'S
  1092. * AND NON-MAC RX DATA BUFFERS
  1093. *
  1094. * Make sure the mem_used offset at this point is the
  1095. * same as in allocate_shared memory or the following
  1096. * boundary adjustment will be incorrect (i.e. not allocating
  1097. * the non-mac receive buffers above cannot change the 256
  1098. * byte offset).
  1099. *
  1100. * Since this cannot be guaranteed, adding the full 256 bytes
  1101. * to the amount of shared memory used at this point will guaranteed
  1102. * that the rx data buffers do not overflow shared memory.
  1103. */
  1104. mem_used += 0x100;
  1105. return((0xffff - mem_used) / (RX_DATA_BUFFER_SIZE + sizeof(BDBlock)));
  1106. }
  1107. static int smctr_get_physical_drop_number(struct net_device *dev)
  1108. {
  1109. smctr_issue_read_word_cmd(dev, RW_PHYSICAL_DROP_NUMBER);
  1110. return(smctr_wait_cmd(dev));
  1111. }
  1112. static __u8 * smctr_get_rx_pointer(struct net_device *dev, short queue)
  1113. {
  1114. struct net_local *tp = netdev_priv(dev);
  1115. BDBlock *bdb;
  1116. bdb = (BDBlock *)((__u32)tp->ram_access
  1117. + (__u32)(tp->rx_fcb_curr[queue]->trc_bdb_ptr));
  1118. tp->rx_fcb_curr[queue]->bdb_ptr = bdb;
  1119. return ((__u8 *)bdb->data_block_ptr);
  1120. }
  1121. static int smctr_get_station_id(struct net_device *dev)
  1122. {
  1123. smctr_issue_read_word_cmd(dev, RW_INDIVIDUAL_MAC_ADDRESS);
  1124. return(smctr_wait_cmd(dev));
  1125. }
  1126. /*
  1127. * Get the current statistics. This may be called with the card open
  1128. * or closed.
  1129. */
  1130. static struct net_device_stats *smctr_get_stats(struct net_device *dev)
  1131. {
  1132. struct net_local *tp = netdev_priv(dev);
  1133. return ((struct net_device_stats *)&tp->MacStat);
  1134. }
  1135. static FCBlock *smctr_get_tx_fcb(struct net_device *dev, __u16 queue,
  1136. __u16 bytes_count)
  1137. {
  1138. struct net_local *tp = netdev_priv(dev);
  1139. FCBlock *pFCB;
  1140. BDBlock *pbdb;
  1141. unsigned short alloc_size;
  1142. unsigned short *temp;
  1143. if(smctr_debug > 20)
  1144. printk(KERN_DEBUG "smctr_get_tx_fcb\n");
  1145. /* check if there is enough FCB blocks */
  1146. if(tp->num_tx_fcbs_used[queue] >= tp->num_tx_fcbs[queue])
  1147. return ((FCBlock *)(-1L));
  1148. /* round off the input pkt size to the nearest even number */
  1149. alloc_size = (bytes_count + 1) & 0xfffe;
  1150. /* check if enough mem */
  1151. if((tp->tx_buff_used[queue] + alloc_size) > tp->tx_buff_size[queue])
  1152. return ((FCBlock *)(-1L));
  1153. /* check if past the end ;
  1154. * if exactly enough mem to end of ring, alloc from front.
  1155. * this avoids update of curr when curr = end
  1156. */
  1157. if(((unsigned long)(tp->tx_buff_curr[queue]) + alloc_size)
  1158. >= (unsigned long)(tp->tx_buff_end[queue]))
  1159. {
  1160. /* check if enough memory from ring head */
  1161. alloc_size = alloc_size +
  1162. (__u16)((__u32)tp->tx_buff_end[queue]
  1163. - (__u32)tp->tx_buff_curr[queue]);
  1164. if((tp->tx_buff_used[queue] + alloc_size)
  1165. > tp->tx_buff_size[queue])
  1166. {
  1167. return ((FCBlock *)(-1L));
  1168. }
  1169. /* ring wrap */
  1170. tp->tx_buff_curr[queue] = tp->tx_buff_head[queue];
  1171. }
  1172. tp->tx_buff_used[queue] += alloc_size;
  1173. tp->num_tx_fcbs_used[queue]++;
  1174. tp->tx_fcb_curr[queue]->frame_length = bytes_count;
  1175. tp->tx_fcb_curr[queue]->memory_alloc = alloc_size;
  1176. temp = tp->tx_buff_curr[queue];
  1177. tp->tx_buff_curr[queue]
  1178. = (__u16 *)((__u32)temp + (__u32)((bytes_count + 1) & 0xfffe));
  1179. pbdb = tp->tx_fcb_curr[queue]->bdb_ptr;
  1180. pbdb->buffer_length = bytes_count;
  1181. pbdb->data_block_ptr = temp;
  1182. pbdb->trc_data_block_ptr = TRC_POINTER(temp);
  1183. pFCB = tp->tx_fcb_curr[queue];
  1184. tp->tx_fcb_curr[queue] = tp->tx_fcb_curr[queue]->next_ptr;
  1185. return (pFCB);
  1186. }
  1187. static int smctr_get_upstream_neighbor_addr(struct net_device *dev)
  1188. {
  1189. smctr_issue_read_word_cmd(dev, RW_UPSTREAM_NEIGHBOR_ADDRESS);
  1190. return(smctr_wait_cmd(dev));
  1191. }
  1192. static int smctr_hardware_send_packet(struct net_device *dev,
  1193. struct net_local *tp)
  1194. {
  1195. struct tr_statistics *tstat = &tp->MacStat;
  1196. struct sk_buff *skb;
  1197. FCBlock *fcb;
  1198. if(smctr_debug > 10)
  1199. printk(KERN_DEBUG"%s: smctr_hardware_send_packet\n", dev->name);
  1200. if(tp->status != OPEN)
  1201. return (-1);
  1202. if(tp->monitor_state_ready != 1)
  1203. return (-1);
  1204. for(;;)
  1205. {
  1206. /* Send first buffer from queue */
  1207. skb = skb_dequeue(&tp->SendSkbQueue);
  1208. if(skb == NULL)
  1209. return (-1);
  1210. tp->QueueSkb++;
  1211. if(skb->len < SMC_HEADER_SIZE || skb->len > tp->max_packet_size) return (-1);
  1212. smctr_enable_16bit(dev);
  1213. smctr_set_page(dev, (__u8 *)tp->ram_access);
  1214. if((fcb = smctr_get_tx_fcb(dev, NON_MAC_QUEUE, skb->len))
  1215. == (FCBlock *)(-1L))
  1216. {
  1217. smctr_disable_16bit(dev);
  1218. return (-1);
  1219. }
  1220. smctr_tx_move_frame(dev, skb,
  1221. (__u8 *)fcb->bdb_ptr->data_block_ptr, skb->len);
  1222. smctr_set_page(dev, (__u8 *)fcb);
  1223. smctr_trc_send_packet(dev, fcb, NON_MAC_QUEUE);
  1224. dev_kfree_skb(skb);
  1225. tstat->tx_packets++;
  1226. smctr_disable_16bit(dev);
  1227. }
  1228. return (0);
  1229. }
  1230. static int smctr_init_acbs(struct net_device *dev)
  1231. {
  1232. struct net_local *tp = netdev_priv(dev);
  1233. unsigned int i;
  1234. ACBlock *acb;
  1235. if(smctr_debug > 10)
  1236. printk(KERN_DEBUG "%s: smctr_init_acbs\n", dev->name);
  1237. acb = tp->acb_head;
  1238. acb->cmd_done_status = (ACB_COMMAND_DONE | ACB_COMMAND_SUCCESSFUL);
  1239. acb->cmd_info = ACB_CHAIN_END;
  1240. acb->cmd = 0;
  1241. acb->subcmd = 0;
  1242. acb->data_offset_lo = 0;
  1243. acb->data_offset_hi = 0;
  1244. acb->next_ptr
  1245. = (ACBlock *)(((char *)acb) + sizeof(ACBlock));
  1246. acb->trc_next_ptr = TRC_POINTER(acb->next_ptr);
  1247. for(i = 1; i < tp->num_acbs; i++)
  1248. {
  1249. acb = acb->next_ptr;
  1250. acb->cmd_done_status
  1251. = (ACB_COMMAND_DONE | ACB_COMMAND_SUCCESSFUL);
  1252. acb->cmd_info = ACB_CHAIN_END;
  1253. acb->cmd = 0;
  1254. acb->subcmd = 0;
  1255. acb->data_offset_lo = 0;
  1256. acb->data_offset_hi = 0;
  1257. acb->next_ptr
  1258. = (ACBlock *)(((char *)acb) + sizeof(ACBlock));
  1259. acb->trc_next_ptr = TRC_POINTER(acb->next_ptr);
  1260. }
  1261. acb->next_ptr = tp->acb_head;
  1262. acb->trc_next_ptr = TRC_POINTER(tp->acb_head);
  1263. tp->acb_next = tp->acb_head->next_ptr;
  1264. tp->acb_curr = tp->acb_head->next_ptr;
  1265. tp->num_acbs_used = 0;
  1266. return (0);
  1267. }
  1268. static int smctr_init_adapter(struct net_device *dev)
  1269. {
  1270. struct net_local *tp = netdev_priv(dev);
  1271. int err;
  1272. if(smctr_debug > 10)
  1273. printk(KERN_DEBUG "%s: smctr_init_adapter\n", dev->name);
  1274. tp->status = CLOSED;
  1275. tp->page_offset_mask = (tp->ram_usable * 1024) - 1;
  1276. skb_queue_head_init(&tp->SendSkbQueue);
  1277. tp->QueueSkb = MAX_TX_QUEUE;
  1278. if(!(tp->group_address_0 & 0x0080))
  1279. tp->group_address_0 |= 0x00C0;
  1280. if(!(tp->functional_address_0 & 0x00C0))
  1281. tp->functional_address_0 |= 0x00C0;
  1282. tp->functional_address[0] &= 0xFF7F;
  1283. if(tp->authorized_function_classes == 0)
  1284. tp->authorized_function_classes = 0x7FFF;
  1285. if(tp->authorized_access_priority == 0)
  1286. tp->authorized_access_priority = 0x06;
  1287. smctr_disable_bic_int(dev);
  1288. smctr_set_trc_reset(dev->base_addr);
  1289. smctr_enable_16bit(dev);
  1290. smctr_set_page(dev, (__u8 *)tp->ram_access);
  1291. if(smctr_checksum_firmware(dev))
  1292. {
  1293. printk(KERN_ERR "%s: Previously loaded firmware is missing\n",dev->name); return (-ENOENT);
  1294. }
  1295. if((err = smctr_ram_memory_test(dev)))
  1296. {
  1297. printk(KERN_ERR "%s: RAM memory test failed.\n", dev->name);
  1298. return (-EIO);
  1299. }
  1300. smctr_set_rx_look_ahead(dev);
  1301. smctr_load_node_addr(dev);
  1302. /* Initialize adapter for Internal Self Test. */
  1303. smctr_reset_adapter(dev);
  1304. if((err = smctr_init_card_real(dev)))
  1305. {
  1306. printk(KERN_ERR "%s: Initialization of card failed (%d)\n",
  1307. dev->name, err);
  1308. return (-EINVAL);
  1309. }
  1310. /* This routine clobbers the TRC's internal registers. */
  1311. if((err = smctr_internal_self_test(dev)))
  1312. {
  1313. printk(KERN_ERR "%s: Card failed internal self test (%d)\n",
  1314. dev->name, err);
  1315. return (-EINVAL);
  1316. }
  1317. /* Re-Initialize adapter's internal registers */
  1318. smctr_reset_adapter(dev);
  1319. if((err = smctr_init_card_real(dev)))
  1320. {
  1321. printk(KERN_ERR "%s: Initialization of card failed (%d)\n",
  1322. dev->name, err);
  1323. return (-EINVAL);
  1324. }
  1325. smctr_enable_bic_int(dev);
  1326. if((err = smctr_issue_enable_int_cmd(dev, TRC_INTERRUPT_ENABLE_MASK)))
  1327. return (err);
  1328. smctr_disable_16bit(dev);
  1329. return (0);
  1330. }
  1331. static int smctr_init_card_real(struct net_device *dev)
  1332. {
  1333. struct net_local *tp = netdev_priv(dev);
  1334. int err = 0;
  1335. if(smctr_debug > 10)
  1336. printk(KERN_DEBUG "%s: smctr_init_card_real\n", dev->name);
  1337. tp->sh_mem_used = 0;
  1338. tp->num_acbs = NUM_OF_ACBS;
  1339. /* Range Check Max Packet Size */
  1340. if(tp->max_packet_size < 256)
  1341. tp->max_packet_size = 256;
  1342. else
  1343. {
  1344. if(tp->max_packet_size > NON_MAC_TX_BUFFER_MEMORY)
  1345. tp->max_packet_size = NON_MAC_TX_BUFFER_MEMORY;
  1346. }
  1347. tp->num_of_tx_buffs = (NON_MAC_TX_BUFFER_MEMORY
  1348. / tp->max_packet_size) - 1;
  1349. if(tp->num_of_tx_buffs > NUM_NON_MAC_TX_FCBS)
  1350. tp->num_of_tx_buffs = NUM_NON_MAC_TX_FCBS;
  1351. else
  1352. {
  1353. if(tp->num_of_tx_buffs == 0)
  1354. tp->num_of_tx_buffs = 1;
  1355. }
  1356. /* Tx queue constants */
  1357. tp->num_tx_fcbs [BUG_QUEUE] = NUM_BUG_TX_FCBS;
  1358. tp->num_tx_bdbs [BUG_QUEUE] = NUM_BUG_TX_BDBS;
  1359. tp->tx_buff_size [BUG_QUEUE] = BUG_TX_BUFFER_MEMORY;
  1360. tp->tx_buff_used [BUG_QUEUE] = 0;
  1361. tp->tx_queue_status [BUG_QUEUE] = NOT_TRANSMITING;
  1362. tp->num_tx_fcbs [MAC_QUEUE] = NUM_MAC_TX_FCBS;
  1363. tp->num_tx_bdbs [MAC_QUEUE] = NUM_MAC_TX_BDBS;
  1364. tp->tx_buff_size [MAC_QUEUE] = MAC_TX_BUFFER_MEMORY;
  1365. tp->tx_buff_used [MAC_QUEUE] = 0;
  1366. tp->tx_queue_status [MAC_QUEUE] = NOT_TRANSMITING;
  1367. tp->num_tx_fcbs [NON_MAC_QUEUE] = NUM_NON_MAC_TX_FCBS;
  1368. tp->num_tx_bdbs [NON_MAC_QUEUE] = NUM_NON_MAC_TX_BDBS;
  1369. tp->tx_buff_size [NON_MAC_QUEUE] = NON_MAC_TX_BUFFER_MEMORY;
  1370. tp->tx_buff_used [NON_MAC_QUEUE] = 0;
  1371. tp->tx_queue_status [NON_MAC_QUEUE] = NOT_TRANSMITING;
  1372. /* Receive Queue Constants */
  1373. tp->num_rx_fcbs[MAC_QUEUE] = NUM_MAC_RX_FCBS;
  1374. tp->num_rx_bdbs[MAC_QUEUE] = NUM_MAC_RX_BDBS;
  1375. if(tp->extra_info & CHIP_REV_MASK)
  1376. tp->num_rx_fcbs[NON_MAC_QUEUE] = 78; /* 825 Rev. XE */
  1377. else
  1378. tp->num_rx_fcbs[NON_MAC_QUEUE] = 7; /* 825 Rev. XD */
  1379. tp->num_rx_bdbs[NON_MAC_QUEUE] = smctr_get_num_rx_bdbs(dev);
  1380. smctr_alloc_shared_memory(dev);
  1381. smctr_init_shared_memory(dev);
  1382. if((err = smctr_issue_init_timers_cmd(dev)))
  1383. return (err);
  1384. if((err = smctr_issue_init_txrx_cmd(dev)))
  1385. {
  1386. printk(KERN_ERR "%s: Hardware failure\n", dev->name);
  1387. return (err);
  1388. }
  1389. return (0);
  1390. }
  1391. static int smctr_init_rx_bdbs(struct net_device *dev)
  1392. {
  1393. struct net_local *tp = netdev_priv(dev);
  1394. unsigned int i, j;
  1395. BDBlock *bdb;
  1396. __u16 *buf;
  1397. if(smctr_debug > 10)
  1398. printk(KERN_DEBUG "%s: smctr_init_rx_bdbs\n", dev->name);
  1399. for(i = 0; i < NUM_RX_QS_USED; i++)
  1400. {
  1401. bdb = tp->rx_bdb_head[i];
  1402. buf = tp->rx_buff_head[i];
  1403. bdb->info = (BDB_CHAIN_END | BDB_NO_WARNING);
  1404. bdb->buffer_length = RX_DATA_BUFFER_SIZE;
  1405. bdb->next_ptr = (BDBlock *)(((char *)bdb) + sizeof(BDBlock));
  1406. bdb->data_block_ptr = buf;
  1407. bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1408. if(i == NON_MAC_QUEUE)
  1409. bdb->trc_data_block_ptr = RX_BUFF_TRC_POINTER(buf);
  1410. else
  1411. bdb->trc_data_block_ptr = TRC_POINTER(buf);
  1412. for(j = 1; j < tp->num_rx_bdbs[i]; j++)
  1413. {
  1414. bdb->next_ptr->back_ptr = bdb;
  1415. bdb = bdb->next_ptr;
  1416. buf = (__u16 *)((char *)buf + RX_DATA_BUFFER_SIZE);
  1417. bdb->info = (BDB_NOT_CHAIN_END | BDB_NO_WARNING);
  1418. bdb->buffer_length = RX_DATA_BUFFER_SIZE;
  1419. bdb->next_ptr = (BDBlock *)(((char *)bdb) + sizeof(BDBlock));
  1420. bdb->data_block_ptr = buf;
  1421. bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1422. if(i == NON_MAC_QUEUE)
  1423. bdb->trc_data_block_ptr = RX_BUFF_TRC_POINTER(buf);
  1424. else
  1425. bdb->trc_data_block_ptr = TRC_POINTER(buf);
  1426. }
  1427. bdb->next_ptr = tp->rx_bdb_head[i];
  1428. bdb->trc_next_ptr = TRC_POINTER(tp->rx_bdb_head[i]);
  1429. tp->rx_bdb_head[i]->back_ptr = bdb;
  1430. tp->rx_bdb_curr[i] = tp->rx_bdb_head[i]->next_ptr;
  1431. }
  1432. return (0);
  1433. }
  1434. static int smctr_init_rx_fcbs(struct net_device *dev)
  1435. {
  1436. struct net_local *tp = netdev_priv(dev);
  1437. unsigned int i, j;
  1438. FCBlock *fcb;
  1439. for(i = 0; i < NUM_RX_QS_USED; i++)
  1440. {
  1441. fcb = tp->rx_fcb_head[i];
  1442. fcb->frame_status = 0;
  1443. fcb->frame_length = 0;
  1444. fcb->info = FCB_CHAIN_END;
  1445. fcb->next_ptr = (FCBlock *)(((char*)fcb) + sizeof(FCBlock));
  1446. if(i == NON_MAC_QUEUE)
  1447. fcb->trc_next_ptr = RX_FCB_TRC_POINTER(fcb->next_ptr);
  1448. else
  1449. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1450. for(j = 1; j < tp->num_rx_fcbs[i]; j++)
  1451. {
  1452. fcb->next_ptr->back_ptr = fcb;
  1453. fcb = fcb->next_ptr;
  1454. fcb->frame_status = 0;
  1455. fcb->frame_length = 0;
  1456. fcb->info = FCB_WARNING;
  1457. fcb->next_ptr
  1458. = (FCBlock *)(((char *)fcb) + sizeof(FCBlock));
  1459. if(i == NON_MAC_QUEUE)
  1460. fcb->trc_next_ptr
  1461. = RX_FCB_TRC_POINTER(fcb->next_ptr);
  1462. else
  1463. fcb->trc_next_ptr
  1464. = TRC_POINTER(fcb->next_ptr);
  1465. }
  1466. fcb->next_ptr = tp->rx_fcb_head[i];
  1467. if(i == NON_MAC_QUEUE)
  1468. fcb->trc_next_ptr = RX_FCB_TRC_POINTER(fcb->next_ptr);
  1469. else
  1470. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1471. tp->rx_fcb_head[i]->back_ptr = fcb;
  1472. tp->rx_fcb_curr[i] = tp->rx_fcb_head[i]->next_ptr;
  1473. }
  1474. return(0);
  1475. }
  1476. static int smctr_init_shared_memory(struct net_device *dev)
  1477. {
  1478. struct net_local *tp = netdev_priv(dev);
  1479. unsigned int i;
  1480. __u32 *iscpb;
  1481. if(smctr_debug > 10)
  1482. printk(KERN_DEBUG "%s: smctr_init_shared_memory\n", dev->name);
  1483. smctr_set_page(dev, (__u8 *)(unsigned int)tp->iscpb_ptr);
  1484. /* Initialize Initial System Configuration Point. (ISCP) */
  1485. iscpb = (__u32 *)PAGE_POINTER(&tp->iscpb_ptr->trc_scgb_ptr);
  1486. *iscpb = (__u32)(SWAP_WORDS(TRC_POINTER(tp->scgb_ptr)));
  1487. smctr_set_page(dev, (__u8 *)tp->ram_access);
  1488. /* Initialize System Configuration Pointers. (SCP) */
  1489. tp->scgb_ptr->config = (SCGB_ADDRESS_POINTER_FORMAT
  1490. | SCGB_MULTI_WORD_CONTROL | SCGB_DATA_FORMAT
  1491. | SCGB_BURST_LENGTH);
  1492. tp->scgb_ptr->trc_sclb_ptr = TRC_POINTER(tp->sclb_ptr);
  1493. tp->scgb_ptr->trc_acb_ptr = TRC_POINTER(tp->acb_head);
  1494. tp->scgb_ptr->trc_isb_ptr = TRC_POINTER(tp->isb_ptr);
  1495. tp->scgb_ptr->isbsiz = (sizeof(ISBlock)) - 2;
  1496. /* Initialize System Control Block. (SCB) */
  1497. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_CMD_NOP;
  1498. tp->sclb_ptr->iack_code = 0;
  1499. tp->sclb_ptr->resume_control = 0;
  1500. tp->sclb_ptr->int_mask_control = 0;
  1501. tp->sclb_ptr->int_mask_state = 0;
  1502. /* Initialize Interrupt Status Block. (ISB) */
  1503. for(i = 0; i < NUM_OF_INTERRUPTS; i++)
  1504. {
  1505. tp->isb_ptr->IStatus[i].IType = 0xf0;
  1506. tp->isb_ptr->IStatus[i].ISubtype = 0;
  1507. }
  1508. tp->current_isb_index = 0;
  1509. /* Initialize Action Command Block. (ACB) */
  1510. smctr_init_acbs(dev);
  1511. /* Initialize transmit FCB's and BDB's. */
  1512. smctr_link_tx_fcbs_to_bdbs(dev);
  1513. smctr_init_tx_bdbs(dev);
  1514. smctr_init_tx_fcbs(dev);
  1515. /* Initialize receive FCB's and BDB's. */
  1516. smctr_init_rx_bdbs(dev);
  1517. smctr_init_rx_fcbs(dev);
  1518. return (0);
  1519. }
  1520. static int smctr_init_tx_bdbs(struct net_device *dev)
  1521. {
  1522. struct net_local *tp = netdev_priv(dev);
  1523. unsigned int i, j;
  1524. BDBlock *bdb;
  1525. for(i = 0; i < NUM_TX_QS_USED; i++)
  1526. {
  1527. bdb = tp->tx_bdb_head[i];
  1528. bdb->info = (BDB_NOT_CHAIN_END | BDB_NO_WARNING);
  1529. bdb->next_ptr = (BDBlock *)(((char *)bdb) + sizeof(BDBlock));
  1530. bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1531. for(j = 1; j < tp->num_tx_bdbs[i]; j++)
  1532. {
  1533. bdb->next_ptr->back_ptr = bdb;
  1534. bdb = bdb->next_ptr;
  1535. bdb->info = (BDB_NOT_CHAIN_END | BDB_NO_WARNING);
  1536. bdb->next_ptr
  1537. = (BDBlock *)(((char *)bdb) + sizeof( BDBlock)); bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1538. }
  1539. bdb->next_ptr = tp->tx_bdb_head[i];
  1540. bdb->trc_next_ptr = TRC_POINTER(tp->tx_bdb_head[i]);
  1541. tp->tx_bdb_head[i]->back_ptr = bdb;
  1542. }
  1543. return (0);
  1544. }
  1545. static int smctr_init_tx_fcbs(struct net_device *dev)
  1546. {
  1547. struct net_local *tp = netdev_priv(dev);
  1548. unsigned int i, j;
  1549. FCBlock *fcb;
  1550. for(i = 0; i < NUM_TX_QS_USED; i++)
  1551. {
  1552. fcb = tp->tx_fcb_head[i];
  1553. fcb->frame_status = 0;
  1554. fcb->frame_length = 0;
  1555. fcb->info = FCB_CHAIN_END;
  1556. fcb->next_ptr = (FCBlock *)(((char *)fcb) + sizeof(FCBlock));
  1557. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1558. for(j = 1; j < tp->num_tx_fcbs[i]; j++)
  1559. {
  1560. fcb->next_ptr->back_ptr = fcb;
  1561. fcb = fcb->next_ptr;
  1562. fcb->frame_status = 0;
  1563. fcb->frame_length = 0;
  1564. fcb->info = FCB_CHAIN_END;
  1565. fcb->next_ptr
  1566. = (FCBlock *)(((char *)fcb) + sizeof(FCBlock));
  1567. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1568. }
  1569. fcb->next_ptr = tp->tx_fcb_head[i];
  1570. fcb->trc_next_ptr = TRC_POINTER(tp->tx_fcb_head[i]);
  1571. tp->tx_fcb_head[i]->back_ptr = fcb;
  1572. tp->tx_fcb_end[i] = tp->tx_fcb_head[i]->next_ptr;
  1573. tp->tx_fcb_curr[i] = tp->tx_fcb_head[i]->next_ptr;
  1574. tp->num_tx_fcbs_used[i] = 0;
  1575. }
  1576. return (0);
  1577. }
  1578. static int smctr_internal_self_test(struct net_device *dev)
  1579. {
  1580. struct net_local *tp = netdev_priv(dev);
  1581. int err;
  1582. if((err = smctr_issue_test_internal_rom_cmd(dev)))
  1583. return (err);
  1584. if((err = smctr_wait_cmd(dev)))
  1585. return (err);
  1586. if(tp->acb_head->cmd_done_status & 0xff)
  1587. return (-1);
  1588. if((err = smctr_issue_test_hic_cmd(dev)))
  1589. return (err);
  1590. if((err = smctr_wait_cmd(dev)))
  1591. return (err);
  1592. if(tp->acb_head->cmd_done_status & 0xff)
  1593. return (-1);
  1594. if((err = smctr_issue_test_mac_reg_cmd(dev)))
  1595. return (err);
  1596. if((err = smctr_wait_cmd(dev)))
  1597. return (err);
  1598. if(tp->acb_head->cmd_done_status & 0xff)
  1599. return (-1);
  1600. return (0);
  1601. }
  1602. /*
  1603. * The typical workload of the driver: Handle the network interface interrupts.
  1604. */
  1605. static irqreturn_t smctr_interrupt(int irq, void *dev_id)
  1606. {
  1607. struct net_device *dev = dev_id;
  1608. struct net_local *tp;
  1609. int ioaddr;
  1610. __u16 interrupt_unmask_bits = 0, interrupt_ack_code = 0xff00;
  1611. __u16 err1, err = NOT_MY_INTERRUPT;
  1612. __u8 isb_type, isb_subtype;
  1613. __u16 isb_index;
  1614. ioaddr = dev->base_addr;
  1615. tp = netdev_priv(dev);
  1616. if(tp->status == NOT_INITIALIZED)
  1617. return IRQ_NONE;
  1618. spin_lock(&tp->lock);
  1619. smctr_disable_bic_int(dev);
  1620. smctr_enable_16bit(dev);
  1621. smctr_clear_int(dev);
  1622. /* First read the LSB */
  1623. while((tp->isb_ptr->IStatus[tp->current_isb_index].IType & 0xf0) == 0)
  1624. {
  1625. isb_index = tp->current_isb_index;
  1626. isb_type = tp->isb_ptr->IStatus[isb_index].IType;
  1627. isb_subtype = tp->isb_ptr->IStatus[isb_index].ISubtype;
  1628. (tp->current_isb_index)++;
  1629. if(tp->current_isb_index == NUM_OF_INTERRUPTS)
  1630. tp->current_isb_index = 0;
  1631. if(isb_type >= 0x10)
  1632. {
  1633. smctr_disable_16bit(dev);
  1634. spin_unlock(&tp->lock);
  1635. return IRQ_HANDLED;
  1636. }
  1637. err = HARDWARE_FAILED;
  1638. interrupt_ack_code = isb_index;
  1639. tp->isb_ptr->IStatus[isb_index].IType |= 0xf0;
  1640. interrupt_unmask_bits |= (1 << (__u16)isb_type);
  1641. switch(isb_type)
  1642. {
  1643. case ISB_IMC_MAC_TYPE_3:
  1644. smctr_disable_16bit(dev);
  1645. switch(isb_subtype)
  1646. {
  1647. case 0:
  1648. tp->monitor_state = MS_MONITOR_FSM_INACTIVE;
  1649. break;
  1650. case 1:
  1651. tp->monitor_state = MS_REPEAT_BEACON_STATE;
  1652. break;
  1653. case 2:
  1654. tp->monitor_state = MS_REPEAT_CLAIM_TOKEN_STATE;
  1655. break;
  1656. case 3:
  1657. tp->monitor_state = MS_TRANSMIT_CLAIM_TOKEN_STATE; break;
  1658. case 4:
  1659. tp->monitor_state = MS_STANDBY_MONITOR_STATE;
  1660. break;
  1661. case 5:
  1662. tp->monitor_state = MS_TRANSMIT_BEACON_STATE;
  1663. break;
  1664. case 6:
  1665. tp->monitor_state = MS_ACTIVE_MONITOR_STATE;
  1666. break;
  1667. case 7:
  1668. tp->monitor_state = MS_TRANSMIT_RING_PURGE_STATE;
  1669. break;
  1670. case 8: /* diagnostic state */
  1671. break;
  1672. case 9:
  1673. tp->monitor_state = MS_BEACON_TEST_STATE;
  1674. if(smctr_lobe_media_test(dev))
  1675. {
  1676. tp->ring_status_flags = RING_STATUS_CHANGED;
  1677. tp->ring_status = AUTO_REMOVAL_ERROR;
  1678. smctr_ring_status_chg(dev);
  1679. smctr_bypass_state(dev);
  1680. }
  1681. else
  1682. smctr_issue_insert_cmd(dev);
  1683. break;
  1684. /* case 0x0a-0xff, illegal states */
  1685. default:
  1686. break;
  1687. }
  1688. tp->ring_status_flags = MONITOR_STATE_CHANGED;
  1689. err = smctr_ring_status_chg(dev);
  1690. smctr_enable_16bit(dev);
  1691. break;
  1692. /* Type 0x02 - MAC Error Counters Interrupt
  1693. * One or more MAC Error Counter is half full
  1694. * MAC Error Counters
  1695. * Lost_FR_Error_Counter
  1696. * RCV_Congestion_Counter
  1697. * FR_copied_Error_Counter
  1698. * FREQ_Error_Counter
  1699. * Token_Error_Counter
  1700. * Line_Error_Counter
  1701. * Internal_Error_Count
  1702. */
  1703. case ISB_IMC_MAC_ERROR_COUNTERS:
  1704. /* Read 802.5 Error Counters */
  1705. err = smctr_issue_read_ring_status_cmd(dev);
  1706. break;
  1707. /* Type 0x04 - MAC Type 2 Interrupt
  1708. * HOST needs to enqueue MAC Frame for transmission
  1709. * SubType Bit 15 - RQ_INIT_PDU( Request Initialization) * Changed from RQ_INIT_PDU to
  1710. * TRC_Status_Changed_Indicate
  1711. */
  1712. case ISB_IMC_MAC_TYPE_2:
  1713. err = smctr_issue_read_ring_status_cmd(dev);
  1714. break;
  1715. /* Type 0x05 - TX Frame Interrupt (FI). */
  1716. case ISB_IMC_TX_FRAME:
  1717. /* BUG QUEUE for TRC stuck receive BUG */
  1718. if(isb_subtype & TX_PENDING_PRIORITY_2)
  1719. {
  1720. if((err = smctr_tx_complete(dev, BUG_QUEUE)) != SUCCESS)
  1721. break;
  1722. }
  1723. /* NON-MAC frames only */
  1724. if(isb_subtype & TX_PENDING_PRIORITY_1)
  1725. {
  1726. if((err = smctr_tx_complete(dev, NON_MAC_QUEUE)) != SUCCESS)
  1727. break;
  1728. }
  1729. /* MAC frames only */
  1730. if(isb_subtype & TX_PENDING_PRIORITY_0)
  1731. err = smctr_tx_complete(dev, MAC_QUEUE); break;
  1732. /* Type 0x06 - TX END OF QUEUE (FE) */
  1733. case ISB_IMC_END_OF_TX_QUEUE:
  1734. /* BUG queue */
  1735. if(isb_subtype & TX_PENDING_PRIORITY_2)
  1736. {
  1737. /* ok to clear Receive FIFO overrun
  1738. * imask send_BUG now completes.
  1739. */
  1740. interrupt_unmask_bits |= 0x800;
  1741. tp->tx_queue_status[BUG_QUEUE] = NOT_TRANSMITING;
  1742. if((err = smctr_tx_complete(dev, BUG_QUEUE)) != SUCCESS)
  1743. break;
  1744. if((err = smctr_restart_tx_chain(dev, BUG_QUEUE)) != SUCCESS)
  1745. break;
  1746. }
  1747. /* NON-MAC queue only */
  1748. if(isb_subtype & TX_PENDING_PRIORITY_1)
  1749. {
  1750. tp->tx_queue_status[NON_MAC_QUEUE] = NOT_TRANSMITING;
  1751. if((err = smctr_tx_complete(dev, NON_MAC_QUEUE)) != SUCCESS)
  1752. break;
  1753. if((err = smctr_restart_tx_chain(dev, NON_MAC_QUEUE)) != SUCCESS)
  1754. break;
  1755. }
  1756. /* MAC queue only */
  1757. if(isb_subtype & TX_PENDING_PRIORITY_0)
  1758. {
  1759. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  1760. if((err = smctr_tx_complete(dev, MAC_QUEUE)) != SUCCESS)
  1761. break;
  1762. err = smctr_restart_tx_chain(dev, MAC_QUEUE);
  1763. }
  1764. break;
  1765. /* Type 0x07 - NON-MAC RX Resource Interrupt
  1766. * Subtype bit 12 - (BW) BDB warning
  1767. * Subtype bit 13 - (FW) FCB warning
  1768. * Subtype bit 14 - (BE) BDB End of chain
  1769. * Subtype bit 15 - (FE) FCB End of chain
  1770. */
  1771. case ISB_IMC_NON_MAC_RX_RESOURCE:
  1772. tp->rx_fifo_overrun_count = 0;
  1773. tp->receive_queue_number = NON_MAC_QUEUE;
  1774. err1 = smctr_rx_frame(dev);
  1775. if(isb_subtype & NON_MAC_RX_RESOURCE_FE)
  1776. {
  1777. if((err = smctr_issue_resume_rx_fcb_cmd( dev, NON_MAC_QUEUE)) != SUCCESS) break;
  1778. if(tp->ptr_rx_fcb_overruns)
  1779. (*tp->ptr_rx_fcb_overruns)++;
  1780. }
  1781. if(isb_subtype & NON_MAC_RX_RESOURCE_BE)
  1782. {
  1783. if((err = smctr_issue_resume_rx_bdb_cmd( dev, NON_MAC_QUEUE)) != SUCCESS) break;
  1784. if(tp->ptr_rx_bdb_overruns)
  1785. (*tp->ptr_rx_bdb_overruns)++;
  1786. }
  1787. err = err1;
  1788. break;
  1789. /* Type 0x08 - MAC RX Resource Interrupt
  1790. * Subtype bit 12 - (BW) BDB warning
  1791. * Subtype bit 13 - (FW) FCB warning
  1792. * Subtype bit 14 - (BE) BDB End of chain
  1793. * Subtype bit 15 - (FE) FCB End of chain
  1794. */
  1795. case ISB_IMC_MAC_RX_RESOURCE:
  1796. tp->receive_queue_number = MAC_QUEUE;
  1797. err1 = smctr_rx_frame(dev);
  1798. if(isb_subtype & MAC_RX_RESOURCE_FE)
  1799. {
  1800. if((err = smctr_issue_resume_rx_fcb_cmd( dev, MAC_QUEUE)) != SUCCESS)
  1801. break;
  1802. if(tp->ptr_rx_fcb_overruns)
  1803. (*tp->ptr_rx_fcb_overruns)++;
  1804. }
  1805. if(isb_subtype & MAC_RX_RESOURCE_BE)
  1806. {
  1807. if((err = smctr_issue_resume_rx_bdb_cmd( dev, MAC_QUEUE)) != SUCCESS)
  1808. break;
  1809. if(tp->ptr_rx_bdb_overruns)
  1810. (*tp->ptr_rx_bdb_overruns)++;
  1811. }
  1812. err = err1;
  1813. break;
  1814. /* Type 0x09 - NON_MAC RX Frame Interrupt */
  1815. case ISB_IMC_NON_MAC_RX_FRAME:
  1816. tp->rx_fifo_overrun_count = 0;
  1817. tp->receive_queue_number = NON_MAC_QUEUE;
  1818. err = smctr_rx_frame(dev);
  1819. break;
  1820. /* Type 0x0A - MAC RX Frame Interrupt */
  1821. case ISB_IMC_MAC_RX_FRAME:
  1822. tp->receive_queue_number = MAC_QUEUE;
  1823. err = smctr_rx_frame(dev);
  1824. break;
  1825. /* Type 0x0B - TRC status
  1826. * TRC has encountered an error condition
  1827. * subtype bit 14 - transmit FIFO underrun
  1828. * subtype bit 15 - receive FIFO overrun
  1829. */
  1830. case ISB_IMC_TRC_FIFO_STATUS:
  1831. if(isb_subtype & TRC_FIFO_STATUS_TX_UNDERRUN)
  1832. {
  1833. if(tp->ptr_tx_fifo_underruns)
  1834. (*tp->ptr_tx_fifo_underruns)++;
  1835. }
  1836. if(isb_subtype & TRC_FIFO_STATUS_RX_OVERRUN)
  1837. {
  1838. /* update overrun stuck receive counter
  1839. * if >= 3, has to clear it by sending
  1840. * back to back frames. We pick
  1841. * DAT(duplicate address MAC frame)
  1842. */
  1843. tp->rx_fifo_overrun_count++;
  1844. if(tp->rx_fifo_overrun_count >= 3)
  1845. {
  1846. tp->rx_fifo_overrun_count = 0;
  1847. /* delay clearing fifo overrun
  1848. * imask till send_BUG tx
  1849. * complete posted
  1850. */
  1851. interrupt_unmask_bits &= (~0x800);
  1852. printk(KERN_CRIT "Jay please send bug\n");// smctr_send_bug(dev);
  1853. }
  1854. if(tp->ptr_rx_fifo_overruns)
  1855. (*tp->ptr_rx_fifo_overruns)++;
  1856. }
  1857. err = SUCCESS;
  1858. break;
  1859. /* Type 0x0C - Action Command Status Interrupt
  1860. * Subtype bit 14 - CB end of command chain (CE)
  1861. * Subtype bit 15 - CB command interrupt (CI)
  1862. */
  1863. case ISB_IMC_COMMAND_STATUS:
  1864. err = SUCCESS;
  1865. if(tp->acb_head->cmd == ACB_CMD_HIC_NOP)
  1866. {
  1867. printk(KERN_ERR "i1\n");
  1868. smctr_disable_16bit(dev);
  1869. /* XXXXXXXXXXXXXXXXX */
  1870. /* err = UM_Interrupt(dev); */
  1871. smctr_enable_16bit(dev);
  1872. }
  1873. else
  1874. {
  1875. if((tp->acb_head->cmd
  1876. == ACB_CMD_READ_TRC_STATUS)
  1877. && (tp->acb_head->subcmd
  1878. == RW_TRC_STATUS_BLOCK))
  1879. {
  1880. if(tp->ptr_bcn_type != 0)
  1881. {
  1882. *(tp->ptr_bcn_type)
  1883. = (__u32)((SBlock *)tp->misc_command_data)->BCN_Type;
  1884. }
  1885. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & ERROR_COUNTERS_CHANGED)
  1886. {
  1887. smctr_update_err_stats(dev);
  1888. }
  1889. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & TI_NDIS_RING_STATUS_CHANGED)
  1890. {
  1891. tp->ring_status
  1892. = ((SBlock*)tp->misc_command_data)->TI_NDIS_Ring_Status;
  1893. smctr_disable_16bit(dev);
  1894. err = smctr_ring_status_chg(dev);
  1895. smctr_enable_16bit(dev);
  1896. if((tp->ring_status & REMOVE_RECEIVED)
  1897. && (tp->config_word0 & NO_AUTOREMOVE))
  1898. {
  1899. smctr_issue_remove_cmd(dev);
  1900. }
  1901. if(err != SUCCESS)
  1902. {
  1903. tp->acb_pending = 0;
  1904. break;
  1905. }
  1906. }
  1907. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & UNA_CHANGED)
  1908. {
  1909. if(tp->ptr_una)
  1910. {
  1911. tp->ptr_una[0] = SWAP_BYTES(((SBlock *)tp->misc_command_data)->UNA[0]);
  1912. tp->ptr_una[1] = SWAP_BYTES(((SBlock *)tp->misc_command_data)->UNA[1]);
  1913. tp->ptr_una[2] = SWAP_BYTES(((SBlock *)tp->misc_command_data)->UNA[2]);
  1914. }
  1915. }
  1916. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & READY_TO_SEND_RQ_INIT) {
  1917. err = smctr_send_rq_init(dev);
  1918. }
  1919. }
  1920. }
  1921. tp->acb_pending = 0;
  1922. break;
  1923. /* Type 0x0D - MAC Type 1 interrupt
  1924. * Subtype -- 00 FR_BCN received at S12
  1925. * 01 FR_BCN received at S21
  1926. * 02 FR_DAT(DA=MA, A<>0) received at S21
  1927. * 03 TSM_EXP at S21
  1928. * 04 FR_REMOVE received at S42
  1929. * 05 TBR_EXP, BR_FLAG_SET at S42
  1930. * 06 TBT_EXP at S53
  1931. */
  1932. case ISB_IMC_MAC_TYPE_1:
  1933. if(isb_subtype > 8)
  1934. {
  1935. err = HARDWARE_FAILED;
  1936. break;
  1937. }
  1938. err = SUCCESS;
  1939. switch(isb_subtype)
  1940. {
  1941. case 0:
  1942. tp->join_state = JS_BYPASS_STATE;
  1943. if(tp->status != CLOSED)
  1944. {
  1945. tp->status = CLOSED;
  1946. err = smctr_status_chg(dev);
  1947. }
  1948. break;
  1949. case 1:
  1950. tp->join_state = JS_LOBE_TEST_STATE;
  1951. break;
  1952. case 2:
  1953. tp->join_state = JS_DETECT_MONITOR_PRESENT_STATE;
  1954. break;
  1955. case 3:
  1956. tp->join_state = JS_AWAIT_NEW_MONITOR_STATE;
  1957. break;
  1958. case 4:
  1959. tp->join_state = JS_DUPLICATE_ADDRESS_TEST_STATE;
  1960. break;
  1961. case 5:
  1962. tp->join_state = JS_NEIGHBOR_NOTIFICATION_STATE;
  1963. break;
  1964. case 6:
  1965. tp->join_state = JS_REQUEST_INITIALIZATION_STATE;
  1966. break;
  1967. case 7:
  1968. tp->join_state = JS_JOIN_COMPLETE_STATE;
  1969. tp->status = OPEN;
  1970. err = smctr_status_chg(dev);
  1971. break;
  1972. case 8:
  1973. tp->join_state = JS_BYPASS_WAIT_STATE;
  1974. break;
  1975. }
  1976. break ;
  1977. /* Type 0x0E - TRC Initialization Sequence Interrupt
  1978. * Subtype -- 00-FF Initializatin sequence complete
  1979. */
  1980. case ISB_IMC_TRC_INTRNL_TST_STATUS:
  1981. tp->status = INITIALIZED;
  1982. smctr_disable_16bit(dev);
  1983. err = smctr_status_chg(dev);
  1984. smctr_enable_16bit(dev);
  1985. break;
  1986. /* other interrupt types, illegal */
  1987. default:
  1988. break;
  1989. }
  1990. if(err != SUCCESS)
  1991. break;
  1992. }
  1993. /* Checking the ack code instead of the unmask bits here is because :
  1994. * while fixing the stuck receive, DAT frame are sent and mask off
  1995. * FIFO overrun interrupt temporarily (interrupt_unmask_bits = 0)
  1996. * but we still want to issue ack to ISB
  1997. */
  1998. if(!(interrupt_ack_code & 0xff00))
  1999. smctr_issue_int_ack(dev, interrupt_ack_code, interrupt_unmask_bits);
  2000. smctr_disable_16bit(dev);
  2001. smctr_enable_bic_int(dev);
  2002. spin_unlock(&tp->lock);
  2003. return IRQ_HANDLED;
  2004. }
  2005. static int smctr_issue_enable_int_cmd(struct net_device *dev,
  2006. __u16 interrupt_enable_mask)
  2007. {
  2008. struct net_local *tp = netdev_priv(dev);
  2009. int err;
  2010. if((err = smctr_wait_while_cbusy(dev)))
  2011. return (err);
  2012. tp->sclb_ptr->int_mask_control = interrupt_enable_mask;
  2013. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_CMD_CLEAR_INTERRUPT_MASK;
  2014. smctr_set_ctrl_attention(dev);
  2015. return (0);
  2016. }
  2017. static int smctr_issue_int_ack(struct net_device *dev, __u16 iack_code, __u16 ibits)
  2018. {
  2019. struct net_local *tp = netdev_priv(dev);
  2020. if(smctr_wait_while_cbusy(dev))
  2021. return (-1);
  2022. tp->sclb_ptr->int_mask_control = ibits;
  2023. tp->sclb_ptr->iack_code = iack_code << 1; /* use the offset from base */ tp->sclb_ptr->resume_control = 0;
  2024. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_IACK_CODE_VALID | SCLB_CMD_CLEAR_INTERRUPT_MASK;
  2025. smctr_set_ctrl_attention(dev);
  2026. return (0);
  2027. }
  2028. static int smctr_issue_init_timers_cmd(struct net_device *dev)
  2029. {
  2030. struct net_local *tp = netdev_priv(dev);
  2031. unsigned int i;
  2032. int err;
  2033. __u16 *pTimer_Struc = (__u16 *)tp->misc_command_data;
  2034. if((err = smctr_wait_while_cbusy(dev)))
  2035. return (err);
  2036. if((err = smctr_wait_cmd(dev)))
  2037. return (err);
  2038. tp->config_word0 = THDREN | DMA_TRIGGER | USETPT | NO_AUTOREMOVE;
  2039. tp->config_word1 = 0;
  2040. if((tp->media_type == MEDIA_STP_16)
  2041. || (tp->media_type == MEDIA_UTP_16)
  2042. || (tp->media_type == MEDIA_STP_16_UTP_16))
  2043. {
  2044. tp->config_word0 |= FREQ_16MB_BIT;
  2045. }
  2046. if(tp->mode_bits & EARLY_TOKEN_REL)
  2047. tp->config_word0 |= ETREN;
  2048. if(tp->mode_bits & LOOPING_MODE_MASK)
  2049. tp->config_word0 |= RX_OWN_BIT;
  2050. else
  2051. tp->config_word0 &= ~RX_OWN_BIT;
  2052. if(tp->receive_mask & PROMISCUOUS_MODE)
  2053. tp->config_word0 |= PROMISCUOUS_BIT;
  2054. else
  2055. tp->config_word0 &= ~PROMISCUOUS_BIT;
  2056. if(tp->receive_mask & ACCEPT_ERR_PACKETS)
  2057. tp->config_word0 |= SAVBAD_BIT;
  2058. else
  2059. tp->config_word0 &= ~SAVBAD_BIT;
  2060. if(tp->receive_mask & ACCEPT_ATT_MAC_FRAMES)
  2061. tp->config_word0 |= RXATMAC;
  2062. else
  2063. tp->config_word0 &= ~RXATMAC;
  2064. if(tp->receive_mask & ACCEPT_MULTI_PROM)
  2065. tp->config_word1 |= MULTICAST_ADDRESS_BIT;
  2066. else
  2067. tp->config_word1 &= ~MULTICAST_ADDRESS_BIT;
  2068. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING_SPANNING)
  2069. tp->config_word1 |= SOURCE_ROUTING_SPANNING_BITS;
  2070. else
  2071. {
  2072. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING)
  2073. tp->config_word1 |= SOURCE_ROUTING_EXPLORER_BIT;
  2074. else
  2075. tp->config_word1 &= ~SOURCE_ROUTING_SPANNING_BITS;
  2076. }
  2077. if((tp->media_type == MEDIA_STP_16)
  2078. || (tp->media_type == MEDIA_UTP_16)
  2079. || (tp->media_type == MEDIA_STP_16_UTP_16))
  2080. {
  2081. tp->config_word1 |= INTERFRAME_SPACING_16;
  2082. }
  2083. else
  2084. tp->config_word1 |= INTERFRAME_SPACING_4;
  2085. *pTimer_Struc++ = tp->config_word0;
  2086. *pTimer_Struc++ = tp->config_word1;
  2087. if((tp->media_type == MEDIA_STP_4)
  2088. || (tp->media_type == MEDIA_UTP_4)
  2089. || (tp->media_type == MEDIA_STP_4_UTP_4))
  2090. {
  2091. *pTimer_Struc++ = 0x00FA; /* prescale */
  2092. *pTimer_Struc++ = 0x2710; /* TPT_limit */
  2093. *pTimer_Struc++ = 0x2710; /* TQP_limit */
  2094. *pTimer_Struc++ = 0x0A28; /* TNT_limit */
  2095. *pTimer_Struc++ = 0x3E80; /* TBT_limit */
  2096. *pTimer_Struc++ = 0x3A98; /* TSM_limit */
  2097. *pTimer_Struc++ = 0x1B58; /* TAM_limit */
  2098. *pTimer_Struc++ = 0x00C8; /* TBR_limit */
  2099. *pTimer_Struc++ = 0x07D0; /* TER_limit */
  2100. *pTimer_Struc++ = 0x000A; /* TGT_limit */
  2101. *pTimer_Struc++ = 0x1162; /* THT_limit */
  2102. *pTimer_Struc++ = 0x07D0; /* TRR_limit */
  2103. *pTimer_Struc++ = 0x1388; /* TVX_limit */
  2104. *pTimer_Struc++ = 0x0000; /* reserved */
  2105. }
  2106. else
  2107. {
  2108. *pTimer_Struc++ = 0x03E8; /* prescale */
  2109. *pTimer_Struc++ = 0x9C40; /* TPT_limit */
  2110. *pTimer_Struc++ = 0x9C40; /* TQP_limit */
  2111. *pTimer_Struc++ = 0x0A28; /* TNT_limit */
  2112. *pTimer_Struc++ = 0x3E80; /* TBT_limit */
  2113. *pTimer_Struc++ = 0x3A98; /* TSM_limit */
  2114. *pTimer_Struc++ = 0x1B58; /* TAM_limit */
  2115. *pTimer_Struc++ = 0x00C8; /* TBR_limit */
  2116. *pTimer_Struc++ = 0x07D0; /* TER_limit */
  2117. *pTimer_Struc++ = 0x000A; /* TGT_limit */
  2118. *pTimer_Struc++ = 0x4588; /* THT_limit */
  2119. *pTimer_Struc++ = 0x1F40; /* TRR_limit */
  2120. *pTimer_Struc++ = 0x4E20; /* TVX_limit */
  2121. *pTimer_Struc++ = 0x0000; /* reserved */
  2122. }
  2123. /* Set node address. */
  2124. *pTimer_Struc++ = dev->dev_addr[0] << 8
  2125. | (dev->dev_addr[1] & 0xFF);
  2126. *pTimer_Struc++ = dev->dev_addr[2] << 8
  2127. | (dev->dev_addr[3] & 0xFF);
  2128. *pTimer_Struc++ = dev->dev_addr[4] << 8
  2129. | (dev->dev_addr[5] & 0xFF);
  2130. /* Set group address. */
  2131. *pTimer_Struc++ = tp->group_address_0 << 8
  2132. | tp->group_address_0 >> 8;
  2133. *pTimer_Struc++ = tp->group_address[0] << 8
  2134. | tp->group_address[0] >> 8;
  2135. *pTimer_Struc++ = tp->group_address[1] << 8
  2136. | tp->group_address[1] >> 8;
  2137. /* Set functional address. */
  2138. *pTimer_Struc++ = tp->functional_address_0 << 8
  2139. | tp->functional_address_0 >> 8;
  2140. *pTimer_Struc++ = tp->functional_address[0] << 8
  2141. | tp->functional_address[0] >> 8;
  2142. *pTimer_Struc++ = tp->functional_address[1] << 8
  2143. | tp->functional_address[1] >> 8;
  2144. /* Set Bit-Wise group address. */
  2145. *pTimer_Struc++ = tp->bitwise_group_address[0] << 8
  2146. | tp->bitwise_group_address[0] >> 8;
  2147. *pTimer_Struc++ = tp->bitwise_group_address[1] << 8
  2148. | tp->bitwise_group_address[1] >> 8;
  2149. /* Set ring number address. */
  2150. *pTimer_Struc++ = tp->source_ring_number;
  2151. *pTimer_Struc++ = tp->target_ring_number;
  2152. /* Physical drop number. */
  2153. *pTimer_Struc++ = (unsigned short)0;
  2154. *pTimer_Struc++ = (unsigned short)0;
  2155. /* Product instance ID. */
  2156. for(i = 0; i < 9; i++)
  2157. *pTimer_Struc++ = (unsigned short)0;
  2158. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_INIT_TRC_TIMERS, 0);
  2159. return (err);
  2160. }
  2161. static int smctr_issue_init_txrx_cmd(struct net_device *dev)
  2162. {
  2163. struct net_local *tp = netdev_priv(dev);
  2164. unsigned int i;
  2165. int err;
  2166. void **txrx_ptrs = (void *)tp->misc_command_data;
  2167. if((err = smctr_wait_while_cbusy(dev)))
  2168. return (err);
  2169. if((err = smctr_wait_cmd(dev)))
  2170. {
  2171. printk(KERN_ERR "%s: Hardware failure\n", dev->name);
  2172. return (err);
  2173. }
  2174. /* Initialize Transmit Queue Pointers that are used, to point to
  2175. * a single FCB.
  2176. */
  2177. for(i = 0; i < NUM_TX_QS_USED; i++)
  2178. *txrx_ptrs++ = (void *)TRC_POINTER(tp->tx_fcb_head[i]);
  2179. /* Initialize Transmit Queue Pointers that are NOT used to ZERO. */
  2180. for(; i < MAX_TX_QS; i++)
  2181. *txrx_ptrs++ = (void *)0;
  2182. /* Initialize Receive Queue Pointers (MAC and Non-MAC) that are
  2183. * used, to point to a single FCB and a BDB chain of buffers.
  2184. */
  2185. for(i = 0; i < NUM_RX_QS_USED; i++)
  2186. {
  2187. *txrx_ptrs++ = (void *)TRC_POINTER(tp->rx_fcb_head[i]);
  2188. *txrx_ptrs++ = (void *)TRC_POINTER(tp->rx_bdb_head[i]);
  2189. }
  2190. /* Initialize Receive Queue Pointers that are NOT used to ZERO. */
  2191. for(; i < MAX_RX_QS; i++)
  2192. {
  2193. *txrx_ptrs++ = (void *)0;
  2194. *txrx_ptrs++ = (void *)0;
  2195. }
  2196. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_INIT_TX_RX, 0);
  2197. return (err);
  2198. }
  2199. static int smctr_issue_insert_cmd(struct net_device *dev)
  2200. {
  2201. int err;
  2202. err = smctr_setup_single_cmd(dev, ACB_CMD_INSERT, ACB_SUB_CMD_NOP);
  2203. return (err);
  2204. }
  2205. static int smctr_issue_read_ring_status_cmd(struct net_device *dev)
  2206. {
  2207. int err;
  2208. if((err = smctr_wait_while_cbusy(dev)))
  2209. return (err);
  2210. if((err = smctr_wait_cmd(dev)))
  2211. return (err);
  2212. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_READ_TRC_STATUS,
  2213. RW_TRC_STATUS_BLOCK);
  2214. return (err);
  2215. }
  2216. static int smctr_issue_read_word_cmd(struct net_device *dev, __u16 aword_cnt)
  2217. {
  2218. int err;
  2219. if((err = smctr_wait_while_cbusy(dev)))
  2220. return (err);
  2221. if((err = smctr_wait_cmd(dev)))
  2222. return (err);
  2223. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_MCT_READ_VALUE,
  2224. aword_cnt);
  2225. return (err);
  2226. }
  2227. static int smctr_issue_remove_cmd(struct net_device *dev)
  2228. {
  2229. struct net_local *tp = netdev_priv(dev);
  2230. int err;
  2231. if((err = smctr_wait_while_cbusy(dev)))
  2232. return (err);
  2233. tp->sclb_ptr->resume_control = 0;
  2234. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_CMD_REMOVE;
  2235. smctr_set_ctrl_attention(dev);
  2236. return (0);
  2237. }
  2238. static int smctr_issue_resume_acb_cmd(struct net_device *dev)
  2239. {
  2240. struct net_local *tp = netdev_priv(dev);
  2241. int err;
  2242. if((err = smctr_wait_while_cbusy(dev)))
  2243. return (err);
  2244. tp->sclb_ptr->resume_control = SCLB_RC_ACB;
  2245. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_RESUME_CONTROL_VALID;
  2246. tp->acb_pending = 1;
  2247. smctr_set_ctrl_attention(dev);
  2248. return (0);
  2249. }
  2250. static int smctr_issue_resume_rx_bdb_cmd(struct net_device *dev, __u16 queue)
  2251. {
  2252. struct net_local *tp = netdev_priv(dev);
  2253. int err;
  2254. if((err = smctr_wait_while_cbusy(dev)))
  2255. return (err);
  2256. if(queue == MAC_QUEUE)
  2257. tp->sclb_ptr->resume_control = SCLB_RC_RX_MAC_BDB;
  2258. else
  2259. tp->sclb_ptr->resume_control = SCLB_RC_RX_NON_MAC_BDB;
  2260. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_RESUME_CONTROL_VALID;
  2261. smctr_set_ctrl_attention(dev);
  2262. return (0);
  2263. }
  2264. static int smctr_issue_resume_rx_fcb_cmd(struct net_device *dev, __u16 queue)
  2265. {
  2266. struct net_local *tp = netdev_priv(dev);
  2267. if(smctr_debug > 10)
  2268. printk(KERN_DEBUG "%s: smctr_issue_resume_rx_fcb_cmd\n", dev->name);
  2269. if(smctr_wait_while_cbusy(dev))
  2270. return (-1);
  2271. if(queue == MAC_QUEUE)
  2272. tp->sclb_ptr->resume_control = SCLB_RC_RX_MAC_FCB;
  2273. else
  2274. tp->sclb_ptr->resume_control = SCLB_RC_RX_NON_MAC_FCB;
  2275. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_RESUME_CONTROL_VALID;
  2276. smctr_set_ctrl_attention(dev);
  2277. return (0);
  2278. }
  2279. static int smctr_issue_resume_tx_fcb_cmd(struct net_device *dev, __u16 queue)
  2280. {
  2281. struct net_local *tp = netdev_priv(dev);
  2282. if(smctr_debug > 10)
  2283. printk(KERN_DEBUG "%s: smctr_issue_resume_tx_fcb_cmd\n", dev->name);
  2284. if(smctr_wait_while_cbusy(dev))
  2285. return (-1);
  2286. tp->sclb_ptr->resume_control = (SCLB_RC_TFCB0 << queue);
  2287. tp->sclb_ptr->valid_command = SCLB_RESUME_CONTROL_VALID | SCLB_VALID;
  2288. smctr_set_ctrl_attention(dev);
  2289. return (0);
  2290. }
  2291. static int smctr_issue_test_internal_rom_cmd(struct net_device *dev)
  2292. {
  2293. int err;
  2294. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2295. TRC_INTERNAL_ROM_TEST);
  2296. return (err);
  2297. }
  2298. static int smctr_issue_test_hic_cmd(struct net_device *dev)
  2299. {
  2300. int err;
  2301. err = smctr_setup_single_cmd(dev, ACB_CMD_HIC_TEST,
  2302. TRC_HOST_INTERFACE_REG_TEST);
  2303. return (err);
  2304. }
  2305. static int smctr_issue_test_mac_reg_cmd(struct net_device *dev)
  2306. {
  2307. int err;
  2308. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2309. TRC_MAC_REGISTERS_TEST);
  2310. return (err);
  2311. }
  2312. static int smctr_issue_trc_loopback_cmd(struct net_device *dev)
  2313. {
  2314. int err;
  2315. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2316. TRC_INTERNAL_LOOPBACK);
  2317. return (err);
  2318. }
  2319. static int smctr_issue_tri_loopback_cmd(struct net_device *dev)
  2320. {
  2321. int err;
  2322. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2323. TRC_TRI_LOOPBACK);
  2324. return (err);
  2325. }
  2326. static int smctr_issue_write_byte_cmd(struct net_device *dev,
  2327. short aword_cnt, void *byte)
  2328. {
  2329. struct net_local *tp = netdev_priv(dev);
  2330. unsigned int iword, ibyte;
  2331. int err;
  2332. if((err = smctr_wait_while_cbusy(dev)))
  2333. return (err);
  2334. if((err = smctr_wait_cmd(dev)))
  2335. return (err);
  2336. for(iword = 0, ibyte = 0; iword < (unsigned int)(aword_cnt & 0xff);
  2337. iword++, ibyte += 2)
  2338. {
  2339. tp->misc_command_data[iword] = (*((__u8 *)byte + ibyte) << 8)
  2340. | (*((__u8 *)byte + ibyte + 1));
  2341. }
  2342. return (smctr_setup_single_cmd_w_data(dev, ACB_CMD_MCT_WRITE_VALUE,
  2343. aword_cnt));
  2344. }
  2345. static int smctr_issue_write_word_cmd(struct net_device *dev,
  2346. short aword_cnt, void *word)
  2347. {
  2348. struct net_local *tp = netdev_priv(dev);
  2349. unsigned int i, err;
  2350. if((err = smctr_wait_while_cbusy(dev)))
  2351. return (err);
  2352. if((err = smctr_wait_cmd(dev)))
  2353. return (err);
  2354. for(i = 0; i < (unsigned int)(aword_cnt & 0xff); i++)
  2355. tp->misc_command_data[i] = *((__u16 *)word + i);
  2356. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_MCT_WRITE_VALUE,
  2357. aword_cnt);
  2358. return (err);
  2359. }
  2360. static int smctr_join_complete_state(struct net_device *dev)
  2361. {
  2362. int err;
  2363. err = smctr_setup_single_cmd(dev, ACB_CMD_CHANGE_JOIN_STATE,
  2364. JS_JOIN_COMPLETE_STATE);
  2365. return (err);
  2366. }
  2367. static int smctr_link_tx_fcbs_to_bdbs(struct net_device *dev)
  2368. {
  2369. struct net_local *tp = netdev_priv(dev);
  2370. unsigned int i, j;
  2371. FCBlock *fcb;
  2372. BDBlock *bdb;
  2373. for(i = 0; i < NUM_TX_QS_USED; i++)
  2374. {
  2375. fcb = tp->tx_fcb_head[i];
  2376. bdb = tp->tx_bdb_head[i];
  2377. for(j = 0; j < tp->num_tx_fcbs[i]; j++)
  2378. {
  2379. fcb->bdb_ptr = bdb;
  2380. fcb->trc_bdb_ptr = TRC_POINTER(bdb);
  2381. fcb = (FCBlock *)((char *)fcb + sizeof(FCBlock));
  2382. bdb = (BDBlock *)((char *)bdb + sizeof(BDBlock));
  2383. }
  2384. }
  2385. return (0);
  2386. }
  2387. static int smctr_load_firmware(struct net_device *dev)
  2388. {
  2389. struct net_local *tp = netdev_priv(dev);
  2390. __u16 i, checksum = 0;
  2391. int err = 0;
  2392. if(smctr_debug > 10)
  2393. printk(KERN_DEBUG "%s: smctr_load_firmware\n", dev->name);
  2394. tp->ptr_ucode = smctr_code;
  2395. tp->num_of_tx_buffs = 4;
  2396. tp->mode_bits |= UMAC;
  2397. tp->receive_mask = 0;
  2398. tp->max_packet_size = 4177;
  2399. /* Can only upload the firmware once per adapter reset. */
  2400. if(tp->microcode_version != 0)
  2401. return (UCODE_PRESENT);
  2402. /* Verify the firmware exists and is there in the right amount. */
  2403. if((tp->ptr_ucode == 0L)
  2404. || (*(tp->ptr_ucode + UCODE_VERSION_OFFSET) < UCODE_VERSION))
  2405. {
  2406. return (UCODE_NOT_PRESENT);
  2407. }
  2408. /* UCODE_SIZE is not included in Checksum. */
  2409. for(i = 0; i < *((__u16 *)(tp->ptr_ucode + UCODE_SIZE_OFFSET)); i += 2)
  2410. checksum += *((__u16 *)(tp->ptr_ucode + 2 + i));
  2411. if(checksum)
  2412. return (UCODE_NOT_PRESENT);
  2413. /* At this point we have a valid firmware image, lets kick it on up. */
  2414. smctr_enable_adapter_ram(dev);
  2415. smctr_enable_16bit(dev);
  2416. smctr_set_page(dev, (__u8 *)tp->ram_access);
  2417. if((smctr_checksum_firmware(dev))
  2418. || (*(tp->ptr_ucode + UCODE_VERSION_OFFSET)
  2419. > tp->microcode_version))
  2420. {
  2421. smctr_enable_adapter_ctrl_store(dev);
  2422. /* Zero out ram space for firmware. */
  2423. for(i = 0; i < CS_RAM_SIZE; i += 2)
  2424. *((__u16 *)(tp->ram_access + i)) = 0;
  2425. smctr_decode_firmware(dev);
  2426. tp->microcode_version = *(tp->ptr_ucode + UCODE_VERSION_OFFSET); *((__u16 *)(tp->ram_access + CS_RAM_VERSION_OFFSET))
  2427. = (tp->microcode_version << 8);
  2428. *((__u16 *)(tp->ram_access + CS_RAM_CHECKSUM_OFFSET))
  2429. = ~(tp->microcode_version << 8) + 1;
  2430. smctr_disable_adapter_ctrl_store(dev);
  2431. if(smctr_checksum_firmware(dev))
  2432. err = HARDWARE_FAILED;
  2433. }
  2434. else
  2435. err = UCODE_PRESENT;
  2436. smctr_disable_16bit(dev);
  2437. return (err);
  2438. }
  2439. static int smctr_load_node_addr(struct net_device *dev)
  2440. {
  2441. int ioaddr = dev->base_addr;
  2442. unsigned int i;
  2443. __u8 r;
  2444. for(i = 0; i < 6; i++)
  2445. {
  2446. r = inb(ioaddr + LAR0 + i);
  2447. dev->dev_addr[i] = (char)r;
  2448. }
  2449. dev->addr_len = 6;
  2450. return (0);
  2451. }
  2452. /* Lobe Media Test.
  2453. * During the transmission of the initial 1500 lobe media MAC frames,
  2454. * the phase lock loop in the 805 chip may lock, and then un-lock, causing
  2455. * the 825 to go into a PURGE state. When performing a PURGE, the MCT
  2456. * microcode will not transmit any frames given to it by the host, and
  2457. * will consequently cause a timeout.
  2458. *
  2459. * NOTE 1: If the monitor_state is MS_BEACON_TEST_STATE, all transmit
  2460. * queues other then the one used for the lobe_media_test should be
  2461. * disabled.!?
  2462. *
  2463. * NOTE 2: If the monitor_state is MS_BEACON_TEST_STATE and the receive_mask
  2464. * has any multi-cast or promiscous bits set, the receive_mask needs to
  2465. * be changed to clear the multi-cast or promiscous mode bits, the lobe_test
  2466. * run, and then the receive mask set back to its original value if the test
  2467. * is successful.
  2468. */
  2469. static int smctr_lobe_media_test(struct net_device *dev)
  2470. {
  2471. struct net_local *tp = netdev_priv(dev);
  2472. unsigned int i, perror = 0;
  2473. unsigned short saved_rcv_mask;
  2474. if(smctr_debug > 10)
  2475. printk(KERN_DEBUG "%s: smctr_lobe_media_test\n", dev->name);
  2476. /* Clear receive mask for lobe test. */
  2477. saved_rcv_mask = tp->receive_mask;
  2478. tp->receive_mask = 0;
  2479. smctr_chg_rx_mask(dev);
  2480. /* Setup the lobe media test. */
  2481. smctr_lobe_media_test_cmd(dev);
  2482. if(smctr_wait_cmd(dev))
  2483. {
  2484. smctr_reset_adapter(dev);
  2485. tp->status = CLOSED;
  2486. return (LOBE_MEDIA_TEST_FAILED);
  2487. }
  2488. /* Tx lobe media test frames. */
  2489. for(i = 0; i < 1500; ++i)
  2490. {
  2491. if(smctr_send_lobe_media_test(dev))
  2492. {
  2493. if(perror)
  2494. {
  2495. smctr_reset_adapter(dev);
  2496. tp->state = CLOSED;
  2497. return (LOBE_MEDIA_TEST_FAILED);
  2498. }
  2499. else
  2500. {
  2501. perror = 1;
  2502. if(smctr_lobe_media_test_cmd(dev))
  2503. {
  2504. smctr_reset_adapter(dev);
  2505. tp->state = CLOSED;
  2506. return (LOBE_MEDIA_TEST_FAILED);
  2507. }
  2508. }
  2509. }
  2510. }
  2511. if(smctr_send_dat(dev))
  2512. {
  2513. if(smctr_send_dat(dev))
  2514. {
  2515. smctr_reset_adapter(dev);
  2516. tp->state = CLOSED;
  2517. return (LOBE_MEDIA_TEST_FAILED);
  2518. }
  2519. }
  2520. /* Check if any frames received during test. */
  2521. if((tp->rx_fcb_curr[MAC_QUEUE]->frame_status)
  2522. || (tp->rx_fcb_curr[NON_MAC_QUEUE]->frame_status))
  2523. {
  2524. smctr_reset_adapter(dev);
  2525. tp->state = CLOSED;
  2526. return (LOBE_MEDIA_TEST_FAILED);
  2527. }
  2528. /* Set receive mask to "Promisc" mode. */
  2529. tp->receive_mask = saved_rcv_mask;
  2530. smctr_chg_rx_mask(dev);
  2531. return (0);
  2532. }
  2533. static int smctr_lobe_media_test_cmd(struct net_device *dev)
  2534. {
  2535. struct net_local *tp = netdev_priv(dev);
  2536. int err;
  2537. if(smctr_debug > 10)
  2538. printk(KERN_DEBUG "%s: smctr_lobe_media_test_cmd\n", dev->name);
  2539. /* Change to lobe media test state. */
  2540. if(tp->monitor_state != MS_BEACON_TEST_STATE)
  2541. {
  2542. smctr_lobe_media_test_state(dev);
  2543. if(smctr_wait_cmd(dev))
  2544. {
  2545. printk(KERN_ERR "Lobe Failed test state\n");
  2546. return (LOBE_MEDIA_TEST_FAILED);
  2547. }
  2548. }
  2549. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2550. TRC_LOBE_MEDIA_TEST);
  2551. return (err);
  2552. }
  2553. static int smctr_lobe_media_test_state(struct net_device *dev)
  2554. {
  2555. int err;
  2556. err = smctr_setup_single_cmd(dev, ACB_CMD_CHANGE_JOIN_STATE,
  2557. JS_LOBE_TEST_STATE);
  2558. return (err);
  2559. }
  2560. static int smctr_make_8025_hdr(struct net_device *dev,
  2561. MAC_HEADER *rmf, MAC_HEADER *tmf, __u16 ac_fc)
  2562. {
  2563. tmf->ac = MSB(ac_fc); /* msb is access control */
  2564. tmf->fc = LSB(ac_fc); /* lsb is frame control */
  2565. tmf->sa[0] = dev->dev_addr[0];
  2566. tmf->sa[1] = dev->dev_addr[1];
  2567. tmf->sa[2] = dev->dev_addr[2];
  2568. tmf->sa[3] = dev->dev_addr[3];
  2569. tmf->sa[4] = dev->dev_addr[4];
  2570. tmf->sa[5] = dev->dev_addr[5];
  2571. switch(tmf->vc)
  2572. {
  2573. /* Send RQ_INIT to RPS */
  2574. case RQ_INIT:
  2575. tmf->da[0] = 0xc0;
  2576. tmf->da[1] = 0x00;
  2577. tmf->da[2] = 0x00;
  2578. tmf->da[3] = 0x00;
  2579. tmf->da[4] = 0x00;
  2580. tmf->da[5] = 0x02;
  2581. break;
  2582. /* Send RPT_TX_FORWARD to CRS */
  2583. case RPT_TX_FORWARD:
  2584. tmf->da[0] = 0xc0;
  2585. tmf->da[1] = 0x00;
  2586. tmf->da[2] = 0x00;
  2587. tmf->da[3] = 0x00;
  2588. tmf->da[4] = 0x00;
  2589. tmf->da[5] = 0x10;
  2590. break;
  2591. /* Everything else goes to sender */
  2592. default:
  2593. tmf->da[0] = rmf->sa[0];
  2594. tmf->da[1] = rmf->sa[1];
  2595. tmf->da[2] = rmf->sa[2];
  2596. tmf->da[3] = rmf->sa[3];
  2597. tmf->da[4] = rmf->sa[4];
  2598. tmf->da[5] = rmf->sa[5];
  2599. break;
  2600. }
  2601. return (0);
  2602. }
  2603. static int smctr_make_access_pri(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2604. {
  2605. struct net_local *tp = netdev_priv(dev);
  2606. tsv->svi = AUTHORIZED_ACCESS_PRIORITY;
  2607. tsv->svl = S_AUTHORIZED_ACCESS_PRIORITY;
  2608. tsv->svv[0] = MSB(tp->authorized_access_priority);
  2609. tsv->svv[1] = LSB(tp->authorized_access_priority);
  2610. return (0);
  2611. }
  2612. static int smctr_make_addr_mod(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2613. {
  2614. tsv->svi = ADDRESS_MODIFER;
  2615. tsv->svl = S_ADDRESS_MODIFER;
  2616. tsv->svv[0] = 0;
  2617. tsv->svv[1] = 0;
  2618. return (0);
  2619. }
  2620. static int smctr_make_auth_funct_class(struct net_device *dev,
  2621. MAC_SUB_VECTOR *tsv)
  2622. {
  2623. struct net_local *tp = netdev_priv(dev);
  2624. tsv->svi = AUTHORIZED_FUNCTION_CLASS;
  2625. tsv->svl = S_AUTHORIZED_FUNCTION_CLASS;
  2626. tsv->svv[0] = MSB(tp->authorized_function_classes);
  2627. tsv->svv[1] = LSB(tp->authorized_function_classes);
  2628. return (0);
  2629. }
  2630. static int smctr_make_corr(struct net_device *dev,
  2631. MAC_SUB_VECTOR *tsv, __u16 correlator)
  2632. {
  2633. tsv->svi = CORRELATOR;
  2634. tsv->svl = S_CORRELATOR;
  2635. tsv->svv[0] = MSB(correlator);
  2636. tsv->svv[1] = LSB(correlator);
  2637. return (0);
  2638. }
  2639. static int smctr_make_funct_addr(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2640. {
  2641. struct net_local *tp = netdev_priv(dev);
  2642. smctr_get_functional_address(dev);
  2643. tsv->svi = FUNCTIONAL_ADDRESS;
  2644. tsv->svl = S_FUNCTIONAL_ADDRESS;
  2645. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2646. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2647. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2648. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2649. return (0);
  2650. }
  2651. static int smctr_make_group_addr(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2652. {
  2653. struct net_local *tp = netdev_priv(dev);
  2654. smctr_get_group_address(dev);
  2655. tsv->svi = GROUP_ADDRESS;
  2656. tsv->svl = S_GROUP_ADDRESS;
  2657. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2658. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2659. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2660. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2661. /* Set Group Address Sub-vector to all zeros if only the
  2662. * Group Address/Functional Address Indicator is set.
  2663. */
  2664. if(tsv->svv[0] == 0x80 && tsv->svv[1] == 0x00
  2665. && tsv->svv[2] == 0x00 && tsv->svv[3] == 0x00)
  2666. tsv->svv[0] = 0x00;
  2667. return (0);
  2668. }
  2669. static int smctr_make_phy_drop_num(struct net_device *dev,
  2670. MAC_SUB_VECTOR *tsv)
  2671. {
  2672. struct net_local *tp = netdev_priv(dev);
  2673. smctr_get_physical_drop_number(dev);
  2674. tsv->svi = PHYSICAL_DROP;
  2675. tsv->svl = S_PHYSICAL_DROP;
  2676. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2677. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2678. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2679. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2680. return (0);
  2681. }
  2682. static int smctr_make_product_id(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2683. {
  2684. int i;
  2685. tsv->svi = PRODUCT_INSTANCE_ID;
  2686. tsv->svl = S_PRODUCT_INSTANCE_ID;
  2687. for(i = 0; i < 18; i++)
  2688. tsv->svv[i] = 0xF0;
  2689. return (0);
  2690. }
  2691. static int smctr_make_station_id(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2692. {
  2693. struct net_local *tp = netdev_priv(dev);
  2694. smctr_get_station_id(dev);
  2695. tsv->svi = STATION_IDENTIFER;
  2696. tsv->svl = S_STATION_IDENTIFER;
  2697. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2698. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2699. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2700. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2701. tsv->svv[4] = MSB(tp->misc_command_data[2]);
  2702. tsv->svv[5] = LSB(tp->misc_command_data[2]);
  2703. return (0);
  2704. }
  2705. static int smctr_make_ring_station_status(struct net_device *dev,
  2706. MAC_SUB_VECTOR * tsv)
  2707. {
  2708. tsv->svi = RING_STATION_STATUS;
  2709. tsv->svl = S_RING_STATION_STATUS;
  2710. tsv->svv[0] = 0;
  2711. tsv->svv[1] = 0;
  2712. tsv->svv[2] = 0;
  2713. tsv->svv[3] = 0;
  2714. tsv->svv[4] = 0;
  2715. tsv->svv[5] = 0;
  2716. return (0);
  2717. }
  2718. static int smctr_make_ring_station_version(struct net_device *dev,
  2719. MAC_SUB_VECTOR *tsv)
  2720. {
  2721. struct net_local *tp = netdev_priv(dev);
  2722. tsv->svi = RING_STATION_VERSION_NUMBER;
  2723. tsv->svl = S_RING_STATION_VERSION_NUMBER;
  2724. tsv->svv[0] = 0xe2; /* EBCDIC - S */
  2725. tsv->svv[1] = 0xd4; /* EBCDIC - M */
  2726. tsv->svv[2] = 0xc3; /* EBCDIC - C */
  2727. tsv->svv[3] = 0x40; /* EBCDIC - */
  2728. tsv->svv[4] = 0xe5; /* EBCDIC - V */
  2729. tsv->svv[5] = 0xF0 + (tp->microcode_version >> 4);
  2730. tsv->svv[6] = 0xF0 + (tp->microcode_version & 0x0f);
  2731. tsv->svv[7] = 0x40; /* EBCDIC - */
  2732. tsv->svv[8] = 0xe7; /* EBCDIC - X */
  2733. if(tp->extra_info & CHIP_REV_MASK)
  2734. tsv->svv[9] = 0xc5; /* EBCDIC - E */
  2735. else
  2736. tsv->svv[9] = 0xc4; /* EBCDIC - D */
  2737. return (0);
  2738. }
  2739. static int smctr_make_tx_status_code(struct net_device *dev,
  2740. MAC_SUB_VECTOR *tsv, __u16 tx_fstatus)
  2741. {
  2742. tsv->svi = TRANSMIT_STATUS_CODE;
  2743. tsv->svl = S_TRANSMIT_STATUS_CODE;
  2744. tsv->svv[0] = ((tx_fstatus & 0x0100 >> 6) || IBM_PASS_SOURCE_ADDR);
  2745. /* Stripped frame status of Transmitted Frame */
  2746. tsv->svv[1] = tx_fstatus & 0xff;
  2747. return (0);
  2748. }
  2749. static int smctr_make_upstream_neighbor_addr(struct net_device *dev,
  2750. MAC_SUB_VECTOR *tsv)
  2751. {
  2752. struct net_local *tp = netdev_priv(dev);
  2753. smctr_get_upstream_neighbor_addr(dev);
  2754. tsv->svi = UPSTREAM_NEIGHBOR_ADDRESS;
  2755. tsv->svl = S_UPSTREAM_NEIGHBOR_ADDRESS;
  2756. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2757. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2758. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2759. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2760. tsv->svv[4] = MSB(tp->misc_command_data[2]);
  2761. tsv->svv[5] = LSB(tp->misc_command_data[2]);
  2762. return (0);
  2763. }
  2764. static int smctr_make_wrap_data(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2765. {
  2766. tsv->svi = WRAP_DATA;
  2767. tsv->svl = S_WRAP_DATA;
  2768. return (0);
  2769. }
  2770. /*
  2771. * Open/initialize the board. This is called sometime after
  2772. * booting when the 'ifconfig' program is run.
  2773. *
  2774. * This routine should set everything up anew at each open, even
  2775. * registers that "should" only need to be set once at boot, so that
  2776. * there is non-reboot way to recover if something goes wrong.
  2777. */
  2778. static int smctr_open(struct net_device *dev)
  2779. {
  2780. int err;
  2781. if(smctr_debug > 10)
  2782. printk(KERN_DEBUG "%s: smctr_open\n", dev->name);
  2783. err = smctr_init_adapter(dev);
  2784. if(err < 0)
  2785. return (err);
  2786. return (err);
  2787. }
  2788. /* Interrupt driven open of Token card. */
  2789. static int smctr_open_tr(struct net_device *dev)
  2790. {
  2791. struct net_local *tp = netdev_priv(dev);
  2792. unsigned long flags;
  2793. int err;
  2794. if(smctr_debug > 10)
  2795. printk(KERN_DEBUG "%s: smctr_open_tr\n", dev->name);
  2796. /* Now we can actually open the adapter. */
  2797. if(tp->status == OPEN)
  2798. return (0);
  2799. if(tp->status != INITIALIZED)
  2800. return (-1);
  2801. /* FIXME: it would work a lot better if we masked the irq sources
  2802. on the card here, then we could skip the locking and poll nicely */
  2803. spin_lock_irqsave(&tp->lock, flags);
  2804. smctr_set_page(dev, (__u8 *)tp->ram_access);
  2805. if((err = smctr_issue_resume_rx_fcb_cmd(dev, (short)MAC_QUEUE)))
  2806. goto out;
  2807. if((err = smctr_issue_resume_rx_bdb_cmd(dev, (short)MAC_QUEUE)))
  2808. goto out;
  2809. if((err = smctr_issue_resume_rx_fcb_cmd(dev, (short)NON_MAC_QUEUE)))
  2810. goto out;
  2811. if((err = smctr_issue_resume_rx_bdb_cmd(dev, (short)NON_MAC_QUEUE)))
  2812. goto out;
  2813. tp->status = CLOSED;
  2814. /* Insert into the Ring or Enter Loopback Mode. */
  2815. if((tp->mode_bits & LOOPING_MODE_MASK) == LOOPBACK_MODE_1)
  2816. {
  2817. tp->status = CLOSED;
  2818. if(!(err = smctr_issue_trc_loopback_cmd(dev)))
  2819. {
  2820. if(!(err = smctr_wait_cmd(dev)))
  2821. tp->status = OPEN;
  2822. }
  2823. smctr_status_chg(dev);
  2824. }
  2825. else
  2826. {
  2827. if((tp->mode_bits & LOOPING_MODE_MASK) == LOOPBACK_MODE_2)
  2828. {
  2829. tp->status = CLOSED;
  2830. if(!(err = smctr_issue_tri_loopback_cmd(dev)))
  2831. {
  2832. if(!(err = smctr_wait_cmd(dev)))
  2833. tp->status = OPEN;
  2834. }
  2835. smctr_status_chg(dev);
  2836. }
  2837. else
  2838. {
  2839. if((tp->mode_bits & LOOPING_MODE_MASK)
  2840. == LOOPBACK_MODE_3)
  2841. {
  2842. tp->status = CLOSED;
  2843. if(!(err = smctr_lobe_media_test_cmd(dev)))
  2844. {
  2845. if(!(err = smctr_wait_cmd(dev)))
  2846. tp->status = OPEN;
  2847. }
  2848. smctr_status_chg(dev);
  2849. }
  2850. else
  2851. {
  2852. if(!(err = smctr_lobe_media_test(dev)))
  2853. err = smctr_issue_insert_cmd(dev);
  2854. else
  2855. {
  2856. if(err == LOBE_MEDIA_TEST_FAILED)
  2857. printk(KERN_WARNING "%s: Lobe Media Test Failure - Check cable?\n", dev->name);
  2858. }
  2859. }
  2860. }
  2861. }
  2862. out:
  2863. spin_unlock_irqrestore(&tp->lock, flags);
  2864. return (err);
  2865. }
  2866. /* Check for a network adapter of this type,
  2867. * and return device structure if one exists.
  2868. */
  2869. struct net_device __init *smctr_probe(int unit)
  2870. {
  2871. struct net_device *dev = alloc_trdev(sizeof(struct net_local));
  2872. static const unsigned ports[] = {
  2873. 0x200, 0x220, 0x240, 0x260, 0x280, 0x2A0, 0x2C0, 0x2E0, 0x300,
  2874. 0x320, 0x340, 0x360, 0x380, 0
  2875. };
  2876. const unsigned *port;
  2877. int err = 0;
  2878. if (!dev)
  2879. return ERR_PTR(-ENOMEM);
  2880. SET_MODULE_OWNER(dev);
  2881. if (unit >= 0) {
  2882. sprintf(dev->name, "tr%d", unit);
  2883. netdev_boot_setup_check(dev);
  2884. }
  2885. if (dev->base_addr > 0x1ff) /* Check a single specified location. */
  2886. err = smctr_probe1(dev, dev->base_addr);
  2887. else if(dev->base_addr != 0) /* Don't probe at all. */
  2888. err =-ENXIO;
  2889. else {
  2890. for (port = ports; *port; port++) {
  2891. err = smctr_probe1(dev, *port);
  2892. if (!err)
  2893. break;
  2894. }
  2895. }
  2896. if (err)
  2897. goto out;
  2898. err = register_netdev(dev);
  2899. if (err)
  2900. goto out1;
  2901. return dev;
  2902. out1:
  2903. #ifdef CONFIG_MCA_LEGACY
  2904. { struct net_local *tp = netdev_priv(dev);
  2905. if (tp->slot_num)
  2906. mca_mark_as_unused(tp->slot_num);
  2907. }
  2908. #endif
  2909. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  2910. free_irq(dev->irq, dev);
  2911. out:
  2912. free_netdev(dev);
  2913. return ERR_PTR(err);
  2914. }
  2915. static int __init smctr_probe1(struct net_device *dev, int ioaddr)
  2916. {
  2917. static unsigned version_printed;
  2918. struct net_local *tp = netdev_priv(dev);
  2919. int err;
  2920. __u32 *ram;
  2921. if(smctr_debug && version_printed++ == 0)
  2922. printk(version);
  2923. spin_lock_init(&tp->lock);
  2924. dev->base_addr = ioaddr;
  2925. /* Actually detect an adapter now. */
  2926. err = smctr_chk_isa(dev);
  2927. if(err < 0)
  2928. {
  2929. if ((err = smctr_chk_mca(dev)) < 0) {
  2930. err = -ENODEV;
  2931. goto out;
  2932. }
  2933. }
  2934. tp = netdev_priv(dev);
  2935. dev->mem_start = tp->ram_base;
  2936. dev->mem_end = dev->mem_start + 0x10000;
  2937. ram = (__u32 *)phys_to_virt(dev->mem_start);
  2938. tp->ram_access = *(__u32 *)&ram;
  2939. tp->status = NOT_INITIALIZED;
  2940. err = smctr_load_firmware(dev);
  2941. if(err != UCODE_PRESENT && err != SUCCESS)
  2942. {
  2943. printk(KERN_ERR "%s: Firmware load failed (%d)\n", dev->name, err);
  2944. err = -EIO;
  2945. goto out;
  2946. }
  2947. /* Allow user to specify ring speed on module insert. */
  2948. if(ringspeed == 4)
  2949. tp->media_type = MEDIA_UTP_4;
  2950. else
  2951. tp->media_type = MEDIA_UTP_16;
  2952. printk(KERN_INFO "%s: %s %s at Io %#4x, Irq %d, Rom %#4x, Ram %#4x.\n",
  2953. dev->name, smctr_name, smctr_model,
  2954. (unsigned int)dev->base_addr,
  2955. dev->irq, tp->rom_base, tp->ram_base);
  2956. dev->open = smctr_open;
  2957. dev->stop = smctr_close;
  2958. dev->hard_start_xmit = smctr_send_packet;
  2959. dev->tx_timeout = smctr_timeout;
  2960. dev->watchdog_timeo = HZ;
  2961. dev->get_stats = smctr_get_stats;
  2962. dev->set_multicast_list = &smctr_set_multicast_list;
  2963. return (0);
  2964. out:
  2965. return err;
  2966. }
  2967. static int smctr_process_rx_packet(MAC_HEADER *rmf, __u16 size,
  2968. struct net_device *dev, __u16 rx_status)
  2969. {
  2970. struct net_local *tp = netdev_priv(dev);
  2971. struct sk_buff *skb;
  2972. __u16 rcode, correlator;
  2973. int err = 0;
  2974. __u8 xframe = 1;
  2975. __u16 tx_fstatus;
  2976. rmf->vl = SWAP_BYTES(rmf->vl);
  2977. if(rx_status & FCB_RX_STATUS_DA_MATCHED)
  2978. {
  2979. switch(rmf->vc)
  2980. {
  2981. /* Received MAC Frames Processed by RS. */
  2982. case INIT:
  2983. if((rcode = smctr_rcv_init(dev, rmf, &correlator)) == HARDWARE_FAILED)
  2984. {
  2985. return (rcode);
  2986. }
  2987. if((err = smctr_send_rsp(dev, rmf, rcode,
  2988. correlator)))
  2989. {
  2990. return (err);
  2991. }
  2992. break;
  2993. case CHG_PARM:
  2994. if((rcode = smctr_rcv_chg_param(dev, rmf,
  2995. &correlator)) ==HARDWARE_FAILED)
  2996. {
  2997. return (rcode);
  2998. }
  2999. if((err = smctr_send_rsp(dev, rmf, rcode,
  3000. correlator)))
  3001. {
  3002. return (err);
  3003. }
  3004. break;
  3005. case RQ_ADDR:
  3006. if((rcode = smctr_rcv_rq_addr_state_attch(dev,
  3007. rmf, &correlator)) != POSITIVE_ACK)
  3008. {
  3009. if(rcode == HARDWARE_FAILED)
  3010. return (rcode);
  3011. else
  3012. return (smctr_send_rsp(dev, rmf,
  3013. rcode, correlator));
  3014. }
  3015. if((err = smctr_send_rpt_addr(dev, rmf,
  3016. correlator)))
  3017. {
  3018. return (err);
  3019. }
  3020. break;
  3021. case RQ_ATTCH:
  3022. if((rcode = smctr_rcv_rq_addr_state_attch(dev,
  3023. rmf, &correlator)) != POSITIVE_ACK)
  3024. {
  3025. if(rcode == HARDWARE_FAILED)
  3026. return (rcode);
  3027. else
  3028. return (smctr_send_rsp(dev, rmf,
  3029. rcode,
  3030. correlator));
  3031. }
  3032. if((err = smctr_send_rpt_attch(dev, rmf,
  3033. correlator)))
  3034. {
  3035. return (err);
  3036. }
  3037. break;
  3038. case RQ_STATE:
  3039. if((rcode = smctr_rcv_rq_addr_state_attch(dev,
  3040. rmf, &correlator)) != POSITIVE_ACK)
  3041. {
  3042. if(rcode == HARDWARE_FAILED)
  3043. return (rcode);
  3044. else
  3045. return (smctr_send_rsp(dev, rmf,
  3046. rcode,
  3047. correlator));
  3048. }
  3049. if((err = smctr_send_rpt_state(dev, rmf,
  3050. correlator)))
  3051. {
  3052. return (err);
  3053. }
  3054. break;
  3055. case TX_FORWARD:
  3056. if((rcode = smctr_rcv_tx_forward(dev, rmf))
  3057. != POSITIVE_ACK)
  3058. {
  3059. if(rcode == HARDWARE_FAILED)
  3060. return (rcode);
  3061. else
  3062. return (smctr_send_rsp(dev, rmf,
  3063. rcode,
  3064. correlator));
  3065. }
  3066. if((err = smctr_send_tx_forward(dev, rmf,
  3067. &tx_fstatus)) == HARDWARE_FAILED)
  3068. {
  3069. return (err);
  3070. }
  3071. if(err == A_FRAME_WAS_FORWARDED)
  3072. {
  3073. if((err = smctr_send_rpt_tx_forward(dev,
  3074. rmf, tx_fstatus))
  3075. == HARDWARE_FAILED)
  3076. {
  3077. return (err);
  3078. }
  3079. }
  3080. break;
  3081. /* Received MAC Frames Processed by CRS/REM/RPS. */
  3082. case RSP:
  3083. case RQ_INIT:
  3084. case RPT_NEW_MON:
  3085. case RPT_SUA_CHG:
  3086. case RPT_ACTIVE_ERR:
  3087. case RPT_NN_INCMP:
  3088. case RPT_ERROR:
  3089. case RPT_ATTCH:
  3090. case RPT_STATE:
  3091. case RPT_ADDR:
  3092. break;
  3093. /* Rcvd Att. MAC Frame (if RXATMAC set) or UNKNOWN */
  3094. default:
  3095. xframe = 0;
  3096. if(!(tp->receive_mask & ACCEPT_ATT_MAC_FRAMES))
  3097. {
  3098. rcode = smctr_rcv_unknown(dev, rmf,
  3099. &correlator);
  3100. if((err = smctr_send_rsp(dev, rmf,rcode,
  3101. correlator)))
  3102. {
  3103. return (err);
  3104. }
  3105. }
  3106. break;
  3107. }
  3108. }
  3109. else
  3110. {
  3111. /* 1. DA doesn't match (Promiscuous Mode).
  3112. * 2. Parse for Extended MAC Frame Type.
  3113. */
  3114. switch(rmf->vc)
  3115. {
  3116. case RSP:
  3117. case INIT:
  3118. case RQ_INIT:
  3119. case RQ_ADDR:
  3120. case RQ_ATTCH:
  3121. case RQ_STATE:
  3122. case CHG_PARM:
  3123. case RPT_ADDR:
  3124. case RPT_ERROR:
  3125. case RPT_ATTCH:
  3126. case RPT_STATE:
  3127. case RPT_NEW_MON:
  3128. case RPT_SUA_CHG:
  3129. case RPT_NN_INCMP:
  3130. case RPT_ACTIVE_ERR:
  3131. break;
  3132. default:
  3133. xframe = 0;
  3134. break;
  3135. }
  3136. }
  3137. /* NOTE: UNKNOWN MAC frames will NOT be passed up unless
  3138. * ACCEPT_ATT_MAC_FRAMES is set.
  3139. */
  3140. if(((tp->receive_mask & ACCEPT_ATT_MAC_FRAMES)
  3141. && (xframe == (__u8)0))
  3142. || ((tp->receive_mask & ACCEPT_EXT_MAC_FRAMES)
  3143. && (xframe == (__u8)1)))
  3144. {
  3145. rmf->vl = SWAP_BYTES(rmf->vl);
  3146. if (!(skb = dev_alloc_skb(size)))
  3147. return -ENOMEM;
  3148. skb->len = size;
  3149. /* Slide data into a sleek skb. */
  3150. skb_put(skb, skb->len);
  3151. memcpy(skb->data, rmf, skb->len);
  3152. /* Update Counters */
  3153. tp->MacStat.rx_packets++;
  3154. tp->MacStat.rx_bytes += skb->len;
  3155. /* Kick the packet on up. */
  3156. skb->protocol = tr_type_trans(skb, dev);
  3157. netif_rx(skb);
  3158. dev->last_rx = jiffies;
  3159. err = 0;
  3160. }
  3161. return (err);
  3162. }
  3163. /* Adapter RAM test. Incremental word ODD boundary data test. */
  3164. static int smctr_ram_memory_test(struct net_device *dev)
  3165. {
  3166. struct net_local *tp = netdev_priv(dev);
  3167. __u16 page, pages_of_ram, start_pattern = 0, word_pattern = 0,
  3168. word_read = 0, err_word = 0, err_pattern = 0;
  3169. unsigned int err_offset;
  3170. __u32 j, pword;
  3171. __u8 err = 0;
  3172. if(smctr_debug > 10)
  3173. printk(KERN_DEBUG "%s: smctr_ram_memory_test\n", dev->name);
  3174. start_pattern = 0x0001;
  3175. pages_of_ram = tp->ram_size / tp->ram_usable;
  3176. pword = tp->ram_access;
  3177. /* Incremental word ODD boundary test. */
  3178. for(page = 0; (page < pages_of_ram) && (~err);
  3179. page++, start_pattern += 0x8000)
  3180. {
  3181. smctr_set_page(dev, (__u8 *)(tp->ram_access
  3182. + (page * tp->ram_usable * 1024) + 1));
  3183. word_pattern = start_pattern;
  3184. for(j = 1; j < (__u32)(tp->ram_usable * 1024) - 1; j += 2)
  3185. *(__u16 *)(pword + j) = word_pattern++;
  3186. word_pattern = start_pattern;
  3187. for(j = 1; j < (__u32)(tp->ram_usable * 1024) - 1
  3188. && (~err); j += 2, word_pattern++)
  3189. {
  3190. word_read = *(__u16 *)(pword + j);
  3191. if(word_read != word_pattern)
  3192. {
  3193. err = (__u8)1;
  3194. err_offset = j;
  3195. err_word = word_read;
  3196. err_pattern = word_pattern;
  3197. return (RAM_TEST_FAILED);
  3198. }
  3199. }
  3200. }
  3201. /* Zero out memory. */
  3202. for(page = 0; page < pages_of_ram && (~err); page++)
  3203. {
  3204. smctr_set_page(dev, (__u8 *)(tp->ram_access
  3205. + (page * tp->ram_usable * 1024)));
  3206. word_pattern = 0;
  3207. for(j = 0; j < (__u32)tp->ram_usable * 1024; j +=2)
  3208. *(__u16 *)(pword + j) = word_pattern;
  3209. for(j =0; j < (__u32)tp->ram_usable * 1024
  3210. && (~err); j += 2)
  3211. {
  3212. word_read = *(__u16 *)(pword + j);
  3213. if(word_read != word_pattern)
  3214. {
  3215. err = (__u8)1;
  3216. err_offset = j;
  3217. err_word = word_read;
  3218. err_pattern = word_pattern;
  3219. return (RAM_TEST_FAILED);
  3220. }
  3221. }
  3222. }
  3223. smctr_set_page(dev, (__u8 *)tp->ram_access);
  3224. return (0);
  3225. }
  3226. static int smctr_rcv_chg_param(struct net_device *dev, MAC_HEADER *rmf,
  3227. __u16 *correlator)
  3228. {
  3229. MAC_SUB_VECTOR *rsv;
  3230. signed short vlen;
  3231. __u16 rcode = POSITIVE_ACK;
  3232. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3233. /* This Frame can only come from a CRS */
  3234. if((rmf->dc_sc & SC_MASK) != SC_CRS)
  3235. return(E_INAPPROPRIATE_SOURCE_CLASS);
  3236. /* Remove MVID Length from total length. */
  3237. vlen = (signed short)rmf->vl - 4;
  3238. /* Point to First SVID */
  3239. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3240. /* Search for Appropriate SVID's. */
  3241. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3242. {
  3243. switch(rsv->svi)
  3244. {
  3245. case CORRELATOR:
  3246. svectors |= F_CORRELATOR;
  3247. rcode = smctr_set_corr(dev, rsv, correlator);
  3248. break;
  3249. case LOCAL_RING_NUMBER:
  3250. svectors |= F_LOCAL_RING_NUMBER;
  3251. rcode = smctr_set_local_ring_num(dev, rsv);
  3252. break;
  3253. case ASSIGN_PHYSICAL_DROP:
  3254. svectors |= F_ASSIGN_PHYSICAL_DROP;
  3255. rcode = smctr_set_phy_drop(dev, rsv);
  3256. break;
  3257. case ERROR_TIMER_VALUE:
  3258. svectors |= F_ERROR_TIMER_VALUE;
  3259. rcode = smctr_set_error_timer_value(dev, rsv);
  3260. break;
  3261. case AUTHORIZED_FUNCTION_CLASS:
  3262. svectors |= F_AUTHORIZED_FUNCTION_CLASS;
  3263. rcode = smctr_set_auth_funct_class(dev, rsv);
  3264. break;
  3265. case AUTHORIZED_ACCESS_PRIORITY:
  3266. svectors |= F_AUTHORIZED_ACCESS_PRIORITY;
  3267. rcode = smctr_set_auth_access_pri(dev, rsv);
  3268. break;
  3269. default:
  3270. rcode = E_SUB_VECTOR_UNKNOWN;
  3271. break;
  3272. }
  3273. /* Let Sender Know if SUM of SV length's is
  3274. * larger then length in MVID length field
  3275. */
  3276. if((vlen -= rsv->svl) < 0)
  3277. rcode = E_VECTOR_LENGTH_ERROR;
  3278. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3279. }
  3280. if(rcode == POSITIVE_ACK)
  3281. {
  3282. /* Let Sender Know if MVID length field
  3283. * is larger then SUM of SV length's
  3284. */
  3285. if(vlen != 0)
  3286. rcode = E_VECTOR_LENGTH_ERROR;
  3287. else
  3288. {
  3289. /* Let Sender Know if Expected SVID Missing */
  3290. if((svectors & R_CHG_PARM) ^ R_CHG_PARM)
  3291. rcode = E_MISSING_SUB_VECTOR;
  3292. }
  3293. }
  3294. return (rcode);
  3295. }
  3296. static int smctr_rcv_init(struct net_device *dev, MAC_HEADER *rmf,
  3297. __u16 *correlator)
  3298. {
  3299. MAC_SUB_VECTOR *rsv;
  3300. signed short vlen;
  3301. __u16 rcode = POSITIVE_ACK;
  3302. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3303. /* This Frame can only come from a RPS */
  3304. if((rmf->dc_sc & SC_MASK) != SC_RPS)
  3305. return (E_INAPPROPRIATE_SOURCE_CLASS);
  3306. /* Remove MVID Length from total length. */
  3307. vlen = (signed short)rmf->vl - 4;
  3308. /* Point to First SVID */
  3309. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3310. /* Search for Appropriate SVID's */
  3311. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3312. {
  3313. switch(rsv->svi)
  3314. {
  3315. case CORRELATOR:
  3316. svectors |= F_CORRELATOR;
  3317. rcode = smctr_set_corr(dev, rsv, correlator);
  3318. break;
  3319. case LOCAL_RING_NUMBER:
  3320. svectors |= F_LOCAL_RING_NUMBER;
  3321. rcode = smctr_set_local_ring_num(dev, rsv);
  3322. break;
  3323. case ASSIGN_PHYSICAL_DROP:
  3324. svectors |= F_ASSIGN_PHYSICAL_DROP;
  3325. rcode = smctr_set_phy_drop(dev, rsv);
  3326. break;
  3327. case ERROR_TIMER_VALUE:
  3328. svectors |= F_ERROR_TIMER_VALUE;
  3329. rcode = smctr_set_error_timer_value(dev, rsv);
  3330. break;
  3331. default:
  3332. rcode = E_SUB_VECTOR_UNKNOWN;
  3333. break;
  3334. }
  3335. /* Let Sender Know if SUM of SV length's is
  3336. * larger then length in MVID length field
  3337. */
  3338. if((vlen -= rsv->svl) < 0)
  3339. rcode = E_VECTOR_LENGTH_ERROR;
  3340. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3341. }
  3342. if(rcode == POSITIVE_ACK)
  3343. {
  3344. /* Let Sender Know if MVID length field
  3345. * is larger then SUM of SV length's
  3346. */
  3347. if(vlen != 0)
  3348. rcode = E_VECTOR_LENGTH_ERROR;
  3349. else
  3350. {
  3351. /* Let Sender Know if Expected SV Missing */
  3352. if((svectors & R_INIT) ^ R_INIT)
  3353. rcode = E_MISSING_SUB_VECTOR;
  3354. }
  3355. }
  3356. return (rcode);
  3357. }
  3358. static int smctr_rcv_tx_forward(struct net_device *dev, MAC_HEADER *rmf)
  3359. {
  3360. MAC_SUB_VECTOR *rsv;
  3361. signed short vlen;
  3362. __u16 rcode = POSITIVE_ACK;
  3363. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3364. /* This Frame can only come from a CRS */
  3365. if((rmf->dc_sc & SC_MASK) != SC_CRS)
  3366. return (E_INAPPROPRIATE_SOURCE_CLASS);
  3367. /* Remove MVID Length from total length */
  3368. vlen = (signed short)rmf->vl - 4;
  3369. /* Point to First SVID */
  3370. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3371. /* Search for Appropriate SVID's */
  3372. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3373. {
  3374. switch(rsv->svi)
  3375. {
  3376. case FRAME_FORWARD:
  3377. svectors |= F_FRAME_FORWARD;
  3378. rcode = smctr_set_frame_forward(dev, rsv,
  3379. rmf->dc_sc);
  3380. break;
  3381. default:
  3382. rcode = E_SUB_VECTOR_UNKNOWN;
  3383. break;
  3384. }
  3385. /* Let Sender Know if SUM of SV length's is
  3386. * larger then length in MVID length field
  3387. */
  3388. if((vlen -= rsv->svl) < 0)
  3389. rcode = E_VECTOR_LENGTH_ERROR;
  3390. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3391. }
  3392. if(rcode == POSITIVE_ACK)
  3393. {
  3394. /* Let Sender Know if MVID length field
  3395. * is larger then SUM of SV length's
  3396. */
  3397. if(vlen != 0)
  3398. rcode = E_VECTOR_LENGTH_ERROR;
  3399. else
  3400. {
  3401. /* Let Sender Know if Expected SV Missing */
  3402. if((svectors & R_TX_FORWARD) ^ R_TX_FORWARD)
  3403. rcode = E_MISSING_SUB_VECTOR;
  3404. }
  3405. }
  3406. return (rcode);
  3407. }
  3408. static int smctr_rcv_rq_addr_state_attch(struct net_device *dev,
  3409. MAC_HEADER *rmf, __u16 *correlator)
  3410. {
  3411. MAC_SUB_VECTOR *rsv;
  3412. signed short vlen;
  3413. __u16 rcode = POSITIVE_ACK;
  3414. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3415. /* Remove MVID Length from total length */
  3416. vlen = (signed short)rmf->vl - 4;
  3417. /* Point to First SVID */
  3418. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3419. /* Search for Appropriate SVID's */
  3420. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3421. {
  3422. switch(rsv->svi)
  3423. {
  3424. case CORRELATOR:
  3425. svectors |= F_CORRELATOR;
  3426. rcode = smctr_set_corr(dev, rsv, correlator);
  3427. break;
  3428. default:
  3429. rcode = E_SUB_VECTOR_UNKNOWN;
  3430. break;
  3431. }
  3432. /* Let Sender Know if SUM of SV length's is
  3433. * larger then length in MVID length field
  3434. */
  3435. if((vlen -= rsv->svl) < 0)
  3436. rcode = E_VECTOR_LENGTH_ERROR;
  3437. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3438. }
  3439. if(rcode == POSITIVE_ACK)
  3440. {
  3441. /* Let Sender Know if MVID length field
  3442. * is larger then SUM of SV length's
  3443. */
  3444. if(vlen != 0)
  3445. rcode = E_VECTOR_LENGTH_ERROR;
  3446. else
  3447. {
  3448. /* Let Sender Know if Expected SVID Missing */
  3449. if((svectors & R_RQ_ATTCH_STATE_ADDR)
  3450. ^ R_RQ_ATTCH_STATE_ADDR)
  3451. rcode = E_MISSING_SUB_VECTOR;
  3452. }
  3453. }
  3454. return (rcode);
  3455. }
  3456. static int smctr_rcv_unknown(struct net_device *dev, MAC_HEADER *rmf,
  3457. __u16 *correlator)
  3458. {
  3459. MAC_SUB_VECTOR *rsv;
  3460. signed short vlen;
  3461. *correlator = 0;
  3462. /* Remove MVID Length from total length */
  3463. vlen = (signed short)rmf->vl - 4;
  3464. /* Point to First SVID */
  3465. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3466. /* Search for CORRELATOR for RSP to UNKNOWN */
  3467. while((vlen > 0) && (*correlator == 0))
  3468. {
  3469. switch(rsv->svi)
  3470. {
  3471. case CORRELATOR:
  3472. smctr_set_corr(dev, rsv, correlator);
  3473. break;
  3474. default:
  3475. break;
  3476. }
  3477. vlen -= rsv->svl;
  3478. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3479. }
  3480. return (E_UNRECOGNIZED_VECTOR_ID);
  3481. }
  3482. /*
  3483. * Reset the 825 NIC and exit w:
  3484. * 1. The NIC reset cleared (non-reset state), halted and un-initialized.
  3485. * 2. TINT masked.
  3486. * 3. CBUSY masked.
  3487. * 4. TINT clear.
  3488. * 5. CBUSY clear.
  3489. */
  3490. static int smctr_reset_adapter(struct net_device *dev)
  3491. {
  3492. struct net_local *tp = netdev_priv(dev);
  3493. int ioaddr = dev->base_addr;
  3494. /* Reseting the NIC will put it in a halted and un-initialized state. */ smctr_set_trc_reset(ioaddr);
  3495. mdelay(200); /* ~2 ms */
  3496. smctr_clear_trc_reset(ioaddr);
  3497. mdelay(200); /* ~2 ms */
  3498. /* Remove any latched interrupts that occurred prior to reseting the
  3499. * adapter or possibily caused by line glitches due to the reset.
  3500. */
  3501. outb(tp->trc_mask | CSR_CLRTINT | CSR_CLRCBUSY, ioaddr + CSR);
  3502. return (0);
  3503. }
  3504. static int smctr_restart_tx_chain(struct net_device *dev, short queue)
  3505. {
  3506. struct net_local *tp = netdev_priv(dev);
  3507. int err = 0;
  3508. if(smctr_debug > 10)
  3509. printk(KERN_DEBUG "%s: smctr_restart_tx_chain\n", dev->name);
  3510. if(tp->num_tx_fcbs_used[queue] != 0
  3511. && tp->tx_queue_status[queue] == NOT_TRANSMITING)
  3512. {
  3513. tp->tx_queue_status[queue] = TRANSMITING;
  3514. err = smctr_issue_resume_tx_fcb_cmd(dev, queue);
  3515. }
  3516. return (err);
  3517. }
  3518. static int smctr_ring_status_chg(struct net_device *dev)
  3519. {
  3520. struct net_local *tp = netdev_priv(dev);
  3521. if(smctr_debug > 10)
  3522. printk(KERN_DEBUG "%s: smctr_ring_status_chg\n", dev->name);
  3523. /* Check for ring_status_flag: whenever MONITOR_STATE_BIT
  3524. * Bit is set, check value of monitor_state, only then we
  3525. * enable and start transmit/receive timeout (if and only
  3526. * if it is MS_ACTIVE_MONITOR_STATE or MS_STANDBY_MONITOR_STATE)
  3527. */
  3528. if(tp->ring_status_flags == MONITOR_STATE_CHANGED)
  3529. {
  3530. if((tp->monitor_state == MS_ACTIVE_MONITOR_STATE)
  3531. || (tp->monitor_state == MS_STANDBY_MONITOR_STATE))
  3532. {
  3533. tp->monitor_state_ready = 1;
  3534. }
  3535. else
  3536. {
  3537. /* if adapter is NOT in either active monitor
  3538. * or standby monitor state => Disable
  3539. * transmit/receive timeout.
  3540. */
  3541. tp->monitor_state_ready = 0;
  3542. /* Ring speed problem, switching to auto mode. */
  3543. if(tp->monitor_state == MS_MONITOR_FSM_INACTIVE
  3544. && !tp->cleanup)
  3545. {
  3546. printk(KERN_INFO "%s: Incorrect ring speed switching.\n",
  3547. dev->name);
  3548. smctr_set_ring_speed(dev);
  3549. }
  3550. }
  3551. }
  3552. if(!(tp->ring_status_flags & RING_STATUS_CHANGED))
  3553. return (0);
  3554. switch(tp->ring_status)
  3555. {
  3556. case RING_RECOVERY:
  3557. printk(KERN_INFO "%s: Ring Recovery\n", dev->name);
  3558. tp->current_ring_status |= RING_RECOVERY;
  3559. break;
  3560. case SINGLE_STATION:
  3561. printk(KERN_INFO "%s: Single Statinon\n", dev->name);
  3562. tp->current_ring_status |= SINGLE_STATION;
  3563. break;
  3564. case COUNTER_OVERFLOW:
  3565. printk(KERN_INFO "%s: Counter Overflow\n", dev->name);
  3566. tp->current_ring_status |= COUNTER_OVERFLOW;
  3567. break;
  3568. case REMOVE_RECEIVED:
  3569. printk(KERN_INFO "%s: Remove Received\n", dev->name);
  3570. tp->current_ring_status |= REMOVE_RECEIVED;
  3571. break;
  3572. case AUTO_REMOVAL_ERROR:
  3573. printk(KERN_INFO "%s: Auto Remove Error\n", dev->name);
  3574. tp->current_ring_status |= AUTO_REMOVAL_ERROR;
  3575. break;
  3576. case LOBE_WIRE_FAULT:
  3577. printk(KERN_INFO "%s: Lobe Wire Fault\n", dev->name);
  3578. tp->current_ring_status |= LOBE_WIRE_FAULT;
  3579. break;
  3580. case TRANSMIT_BEACON:
  3581. printk(KERN_INFO "%s: Transmit Beacon\n", dev->name);
  3582. tp->current_ring_status |= TRANSMIT_BEACON;
  3583. break;
  3584. case SOFT_ERROR:
  3585. printk(KERN_INFO "%s: Soft Error\n", dev->name);
  3586. tp->current_ring_status |= SOFT_ERROR;
  3587. break;
  3588. case HARD_ERROR:
  3589. printk(KERN_INFO "%s: Hard Error\n", dev->name);
  3590. tp->current_ring_status |= HARD_ERROR;
  3591. break;
  3592. case SIGNAL_LOSS:
  3593. printk(KERN_INFO "%s: Signal Loss\n", dev->name);
  3594. tp->current_ring_status |= SIGNAL_LOSS;
  3595. break;
  3596. default:
  3597. printk(KERN_INFO "%s: Unknown ring status change\n",
  3598. dev->name);
  3599. break;
  3600. }
  3601. return (0);
  3602. }
  3603. static int smctr_rx_frame(struct net_device *dev)
  3604. {
  3605. struct net_local *tp = netdev_priv(dev);
  3606. __u16 queue, status, rx_size, err = 0;
  3607. __u8 *pbuff;
  3608. if(smctr_debug > 10)
  3609. printk(KERN_DEBUG "%s: smctr_rx_frame\n", dev->name);
  3610. queue = tp->receive_queue_number;
  3611. while((status = tp->rx_fcb_curr[queue]->frame_status) != SUCCESS)
  3612. {
  3613. err = HARDWARE_FAILED;
  3614. if(((status & 0x007f) == 0)
  3615. || ((tp->receive_mask & ACCEPT_ERR_PACKETS) != 0))
  3616. {
  3617. /* frame length less the CRC (4 bytes) + FS (1 byte) */
  3618. rx_size = tp->rx_fcb_curr[queue]->frame_length - 5;
  3619. pbuff = smctr_get_rx_pointer(dev, queue);
  3620. smctr_set_page(dev, pbuff);
  3621. smctr_disable_16bit(dev);
  3622. /* pbuff points to addr within one page */
  3623. pbuff = (__u8 *)PAGE_POINTER(pbuff);
  3624. if(queue == NON_MAC_QUEUE)
  3625. {
  3626. struct sk_buff *skb;
  3627. skb = dev_alloc_skb(rx_size);
  3628. if (skb) {
  3629. skb_put(skb, rx_size);
  3630. memcpy(skb->data, pbuff, rx_size);
  3631. /* Update Counters */
  3632. tp->MacStat.rx_packets++;
  3633. tp->MacStat.rx_bytes += skb->len;
  3634. /* Kick the packet on up. */
  3635. skb->protocol = tr_type_trans(skb, dev);
  3636. netif_rx(skb);
  3637. dev->last_rx = jiffies;
  3638. } else {
  3639. }
  3640. }
  3641. else
  3642. smctr_process_rx_packet((MAC_HEADER *)pbuff,
  3643. rx_size, dev, status);
  3644. }
  3645. smctr_enable_16bit(dev);
  3646. smctr_set_page(dev, (__u8 *)tp->ram_access);
  3647. smctr_update_rx_chain(dev, queue);
  3648. if(err != SUCCESS)
  3649. break;
  3650. }
  3651. return (err);
  3652. }
  3653. static int smctr_send_dat(struct net_device *dev)
  3654. {
  3655. struct net_local *tp = netdev_priv(dev);
  3656. unsigned int i, err;
  3657. MAC_HEADER *tmf;
  3658. FCBlock *fcb;
  3659. if(smctr_debug > 10)
  3660. printk(KERN_DEBUG "%s: smctr_send_dat\n", dev->name);
  3661. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE,
  3662. sizeof(MAC_HEADER))) == (FCBlock *)(-1L))
  3663. {
  3664. return (OUT_OF_RESOURCES);
  3665. }
  3666. /* Initialize DAT Data Fields. */
  3667. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3668. tmf->ac = MSB(AC_FC_DAT);
  3669. tmf->fc = LSB(AC_FC_DAT);
  3670. for(i = 0; i < 6; i++)
  3671. {
  3672. tmf->sa[i] = dev->dev_addr[i];
  3673. tmf->da[i] = dev->dev_addr[i];
  3674. }
  3675. tmf->vc = DAT;
  3676. tmf->dc_sc = DC_RS | SC_RS;
  3677. tmf->vl = 4;
  3678. tmf->vl = SWAP_BYTES(tmf->vl);
  3679. /* Start Transmit. */
  3680. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  3681. return (err);
  3682. /* Wait for Transmit to Complete */
  3683. for(i = 0; i < 10000; i++)
  3684. {
  3685. if(fcb->frame_status & FCB_COMMAND_DONE)
  3686. break;
  3687. mdelay(1);
  3688. }
  3689. /* Check if GOOD frame Tx'ed. */
  3690. if(!(fcb->frame_status & FCB_COMMAND_DONE)
  3691. || fcb->frame_status & (FCB_TX_STATUS_E | FCB_TX_AC_BITS))
  3692. {
  3693. return (INITIALIZE_FAILED);
  3694. }
  3695. /* De-allocated Tx FCB and Frame Buffer
  3696. * The FCB must be de-allocated manually if executing with
  3697. * interrupts disabled, other wise the ISR (LM_Service_Events)
  3698. * will de-allocate it when the interrupt occurs.
  3699. */
  3700. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  3701. smctr_update_tx_chain(dev, fcb, MAC_QUEUE);
  3702. return (0);
  3703. }
  3704. static void smctr_timeout(struct net_device *dev)
  3705. {
  3706. /*
  3707. * If we get here, some higher level has decided we are broken.
  3708. * There should really be a "kick me" function call instead.
  3709. *
  3710. * Resetting the token ring adapter takes a long time so just
  3711. * fake transmission time and go on trying. Our own timeout
  3712. * routine is in sktr_timer_chk()
  3713. */
  3714. dev->trans_start = jiffies;
  3715. netif_wake_queue(dev);
  3716. }
  3717. /*
  3718. * Gets skb from system, queues it and checks if it can be sent
  3719. */
  3720. static int smctr_send_packet(struct sk_buff *skb, struct net_device *dev)
  3721. {
  3722. struct net_local *tp = netdev_priv(dev);
  3723. if(smctr_debug > 10)
  3724. printk(KERN_DEBUG "%s: smctr_send_packet\n", dev->name);
  3725. /*
  3726. * Block a transmit overlap
  3727. */
  3728. netif_stop_queue(dev);
  3729. if(tp->QueueSkb == 0)
  3730. return (1); /* Return with tbusy set: queue full */
  3731. tp->QueueSkb--;
  3732. skb_queue_tail(&tp->SendSkbQueue, skb);
  3733. smctr_hardware_send_packet(dev, tp);
  3734. if(tp->QueueSkb > 0)
  3735. netif_wake_queue(dev);
  3736. return (0);
  3737. }
  3738. static int smctr_send_lobe_media_test(struct net_device *dev)
  3739. {
  3740. struct net_local *tp = netdev_priv(dev);
  3741. MAC_SUB_VECTOR *tsv;
  3742. MAC_HEADER *tmf;
  3743. FCBlock *fcb;
  3744. __u32 i;
  3745. int err;
  3746. if(smctr_debug > 15)
  3747. printk(KERN_DEBUG "%s: smctr_send_lobe_media_test\n", dev->name);
  3748. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(struct trh_hdr)
  3749. + S_WRAP_DATA + S_WRAP_DATA)) == (FCBlock *)(-1L))
  3750. {
  3751. return (OUT_OF_RESOURCES);
  3752. }
  3753. /* Initialize DAT Data Fields. */
  3754. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3755. tmf->ac = MSB(AC_FC_LOBE_MEDIA_TEST);
  3756. tmf->fc = LSB(AC_FC_LOBE_MEDIA_TEST);
  3757. for(i = 0; i < 6; i++)
  3758. {
  3759. tmf->da[i] = 0;
  3760. tmf->sa[i] = dev->dev_addr[i];
  3761. }
  3762. tmf->vc = LOBE_MEDIA_TEST;
  3763. tmf->dc_sc = DC_RS | SC_RS;
  3764. tmf->vl = 4;
  3765. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3766. smctr_make_wrap_data(dev, tsv);
  3767. tmf->vl += tsv->svl;
  3768. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3769. smctr_make_wrap_data(dev, tsv);
  3770. tmf->vl += tsv->svl;
  3771. /* Start Transmit. */
  3772. tmf->vl = SWAP_BYTES(tmf->vl);
  3773. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  3774. return (err);
  3775. /* Wait for Transmit to Complete. (10 ms). */
  3776. for(i=0; i < 10000; i++)
  3777. {
  3778. if(fcb->frame_status & FCB_COMMAND_DONE)
  3779. break;
  3780. mdelay(1);
  3781. }
  3782. /* Check if GOOD frame Tx'ed */
  3783. if(!(fcb->frame_status & FCB_COMMAND_DONE)
  3784. || fcb->frame_status & (FCB_TX_STATUS_E | FCB_TX_AC_BITS))
  3785. {
  3786. return (LOBE_MEDIA_TEST_FAILED);
  3787. }
  3788. /* De-allocated Tx FCB and Frame Buffer
  3789. * The FCB must be de-allocated manually if executing with
  3790. * interrupts disabled, other wise the ISR (LM_Service_Events)
  3791. * will de-allocate it when the interrupt occurs.
  3792. */
  3793. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  3794. smctr_update_tx_chain(dev, fcb, MAC_QUEUE);
  3795. return (0);
  3796. }
  3797. static int smctr_send_rpt_addr(struct net_device *dev, MAC_HEADER *rmf,
  3798. __u16 correlator)
  3799. {
  3800. MAC_HEADER *tmf;
  3801. MAC_SUB_VECTOR *tsv;
  3802. FCBlock *fcb;
  3803. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3804. + S_CORRELATOR + S_PHYSICAL_DROP + S_UPSTREAM_NEIGHBOR_ADDRESS
  3805. + S_ADDRESS_MODIFER + S_GROUP_ADDRESS + S_FUNCTIONAL_ADDRESS))
  3806. == (FCBlock *)(-1L))
  3807. {
  3808. return (0);
  3809. }
  3810. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3811. tmf->vc = RPT_ADDR;
  3812. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3813. tmf->vl = 4;
  3814. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_ADDR);
  3815. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3816. smctr_make_corr(dev, tsv, correlator);
  3817. tmf->vl += tsv->svl;
  3818. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3819. smctr_make_phy_drop_num(dev, tsv);
  3820. tmf->vl += tsv->svl;
  3821. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3822. smctr_make_upstream_neighbor_addr(dev, tsv);
  3823. tmf->vl += tsv->svl;
  3824. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3825. smctr_make_addr_mod(dev, tsv);
  3826. tmf->vl += tsv->svl;
  3827. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3828. smctr_make_group_addr(dev, tsv);
  3829. tmf->vl += tsv->svl;
  3830. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3831. smctr_make_funct_addr(dev, tsv);
  3832. tmf->vl += tsv->svl;
  3833. /* Subtract out MVID and MVL which is
  3834. * include in both vl and MAC_HEADER
  3835. */
  3836. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3837. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3838. */
  3839. tmf->vl = SWAP_BYTES(tmf->vl);
  3840. return (smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3841. }
  3842. static int smctr_send_rpt_attch(struct net_device *dev, MAC_HEADER *rmf,
  3843. __u16 correlator)
  3844. {
  3845. MAC_HEADER *tmf;
  3846. MAC_SUB_VECTOR *tsv;
  3847. FCBlock *fcb;
  3848. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3849. + S_CORRELATOR + S_PRODUCT_INSTANCE_ID + S_FUNCTIONAL_ADDRESS
  3850. + S_AUTHORIZED_FUNCTION_CLASS + S_AUTHORIZED_ACCESS_PRIORITY))
  3851. == (FCBlock *)(-1L))
  3852. {
  3853. return (0);
  3854. }
  3855. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3856. tmf->vc = RPT_ATTCH;
  3857. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3858. tmf->vl = 4;
  3859. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_ATTCH);
  3860. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3861. smctr_make_corr(dev, tsv, correlator);
  3862. tmf->vl += tsv->svl;
  3863. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3864. smctr_make_product_id(dev, tsv);
  3865. tmf->vl += tsv->svl;
  3866. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3867. smctr_make_funct_addr(dev, tsv);
  3868. tmf->vl += tsv->svl;
  3869. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3870. smctr_make_auth_funct_class(dev, tsv);
  3871. tmf->vl += tsv->svl;
  3872. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3873. smctr_make_access_pri(dev, tsv);
  3874. tmf->vl += tsv->svl;
  3875. /* Subtract out MVID and MVL which is
  3876. * include in both vl and MAC_HEADER
  3877. */
  3878. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3879. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3880. */
  3881. tmf->vl = SWAP_BYTES(tmf->vl);
  3882. return (smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3883. }
  3884. static int smctr_send_rpt_state(struct net_device *dev, MAC_HEADER *rmf,
  3885. __u16 correlator)
  3886. {
  3887. MAC_HEADER *tmf;
  3888. MAC_SUB_VECTOR *tsv;
  3889. FCBlock *fcb;
  3890. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3891. + S_CORRELATOR + S_RING_STATION_VERSION_NUMBER
  3892. + S_RING_STATION_STATUS + S_STATION_IDENTIFER))
  3893. == (FCBlock *)(-1L))
  3894. {
  3895. return (0);
  3896. }
  3897. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3898. tmf->vc = RPT_STATE;
  3899. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3900. tmf->vl = 4;
  3901. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_STATE);
  3902. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3903. smctr_make_corr(dev, tsv, correlator);
  3904. tmf->vl += tsv->svl;
  3905. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3906. smctr_make_ring_station_version(dev, tsv);
  3907. tmf->vl += tsv->svl;
  3908. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3909. smctr_make_ring_station_status(dev, tsv);
  3910. tmf->vl += tsv->svl;
  3911. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3912. smctr_make_station_id(dev, tsv);
  3913. tmf->vl += tsv->svl;
  3914. /* Subtract out MVID and MVL which is
  3915. * include in both vl and MAC_HEADER
  3916. */
  3917. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3918. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3919. */
  3920. tmf->vl = SWAP_BYTES(tmf->vl);
  3921. return (smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3922. }
  3923. static int smctr_send_rpt_tx_forward(struct net_device *dev,
  3924. MAC_HEADER *rmf, __u16 tx_fstatus)
  3925. {
  3926. MAC_HEADER *tmf;
  3927. MAC_SUB_VECTOR *tsv;
  3928. FCBlock *fcb;
  3929. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3930. + S_TRANSMIT_STATUS_CODE)) == (FCBlock *)(-1L))
  3931. {
  3932. return (0);
  3933. }
  3934. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3935. tmf->vc = RPT_TX_FORWARD;
  3936. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3937. tmf->vl = 4;
  3938. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_TX_FORWARD);
  3939. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3940. smctr_make_tx_status_code(dev, tsv, tx_fstatus);
  3941. tmf->vl += tsv->svl;
  3942. /* Subtract out MVID and MVL which is
  3943. * include in both vl and MAC_HEADER
  3944. */
  3945. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3946. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3947. */
  3948. tmf->vl = SWAP_BYTES(tmf->vl);
  3949. return(smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3950. }
  3951. static int smctr_send_rsp(struct net_device *dev, MAC_HEADER *rmf,
  3952. __u16 rcode, __u16 correlator)
  3953. {
  3954. MAC_HEADER *tmf;
  3955. MAC_SUB_VECTOR *tsv;
  3956. FCBlock *fcb;
  3957. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3958. + S_CORRELATOR + S_RESPONSE_CODE)) == (FCBlock *)(-1L))
  3959. {
  3960. return (0);
  3961. }
  3962. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3963. tmf->vc = RSP;
  3964. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3965. tmf->vl = 4;
  3966. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RSP);
  3967. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3968. smctr_make_corr(dev, tsv, correlator);
  3969. return (0);
  3970. }
  3971. static int smctr_send_rq_init(struct net_device *dev)
  3972. {
  3973. struct net_local *tp = netdev_priv(dev);
  3974. MAC_HEADER *tmf;
  3975. MAC_SUB_VECTOR *tsv;
  3976. FCBlock *fcb;
  3977. unsigned int i, count = 0;
  3978. __u16 fstatus;
  3979. int err;
  3980. do {
  3981. if(((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3982. + S_PRODUCT_INSTANCE_ID + S_UPSTREAM_NEIGHBOR_ADDRESS
  3983. + S_RING_STATION_VERSION_NUMBER + S_ADDRESS_MODIFER))
  3984. == (FCBlock *)(-1L)))
  3985. {
  3986. return (0);
  3987. }
  3988. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3989. tmf->vc = RQ_INIT;
  3990. tmf->dc_sc = DC_RPS | SC_RS;
  3991. tmf->vl = 4;
  3992. smctr_make_8025_hdr(dev, NULL, tmf, AC_FC_RQ_INIT);
  3993. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3994. smctr_make_product_id(dev, tsv);
  3995. tmf->vl += tsv->svl;
  3996. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3997. smctr_make_upstream_neighbor_addr(dev, tsv);
  3998. tmf->vl += tsv->svl;
  3999. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  4000. smctr_make_ring_station_version(dev, tsv);
  4001. tmf->vl += tsv->svl;
  4002. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  4003. smctr_make_addr_mod(dev, tsv);
  4004. tmf->vl += tsv->svl;
  4005. /* Subtract out MVID and MVL which is
  4006. * include in both vl and MAC_HEADER
  4007. */
  4008. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  4009. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  4010. */
  4011. tmf->vl = SWAP_BYTES(tmf->vl);
  4012. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  4013. return (err);
  4014. /* Wait for Transmit to Complete */
  4015. for(i = 0; i < 10000; i++)
  4016. {
  4017. if(fcb->frame_status & FCB_COMMAND_DONE)
  4018. break;
  4019. mdelay(1);
  4020. }
  4021. /* Check if GOOD frame Tx'ed */
  4022. fstatus = fcb->frame_status;
  4023. if(!(fstatus & FCB_COMMAND_DONE))
  4024. return (HARDWARE_FAILED);
  4025. if(!(fstatus & FCB_TX_STATUS_E))
  4026. count++;
  4027. /* De-allocated Tx FCB and Frame Buffer
  4028. * The FCB must be de-allocated manually if executing with
  4029. * interrupts disabled, other wise the ISR (LM_Service_Events)
  4030. * will de-allocate it when the interrupt occurs.
  4031. */
  4032. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  4033. smctr_update_tx_chain(dev, fcb, MAC_QUEUE);
  4034. } while(count < 4 && ((fstatus & FCB_TX_AC_BITS) ^ FCB_TX_AC_BITS));
  4035. return (smctr_join_complete_state(dev));
  4036. }
  4037. static int smctr_send_tx_forward(struct net_device *dev, MAC_HEADER *rmf,
  4038. __u16 *tx_fstatus)
  4039. {
  4040. struct net_local *tp = netdev_priv(dev);
  4041. FCBlock *fcb;
  4042. unsigned int i;
  4043. int err;
  4044. /* Check if this is the END POINT of the Transmit Forward Chain. */
  4045. if(rmf->vl <= 18)
  4046. return (0);
  4047. /* Allocate Transmit FCB only by requesting 0 bytes
  4048. * of data buffer.
  4049. */
  4050. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, 0)) == (FCBlock *)(-1L))
  4051. return (0);
  4052. /* Set pointer to Transmit Frame Buffer to the data
  4053. * portion of the received TX Forward frame, making
  4054. * sure to skip over the Vector Code (vc) and Vector
  4055. * length (vl).
  4056. */
  4057. fcb->bdb_ptr->trc_data_block_ptr = TRC_POINTER((__u32)rmf
  4058. + sizeof(MAC_HEADER) + 2);
  4059. fcb->bdb_ptr->data_block_ptr = (__u16 *)((__u32)rmf
  4060. + sizeof(MAC_HEADER) + 2);
  4061. fcb->frame_length = rmf->vl - 4 - 2;
  4062. fcb->bdb_ptr->buffer_length = rmf->vl - 4 - 2;
  4063. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  4064. return (err);
  4065. /* Wait for Transmit to Complete */
  4066. for(i = 0; i < 10000; i++)
  4067. {
  4068. if(fcb->frame_status & FCB_COMMAND_DONE)
  4069. break;
  4070. mdelay(1);
  4071. }
  4072. /* Check if GOOD frame Tx'ed */
  4073. if(!(fcb->frame_status & FCB_COMMAND_DONE))
  4074. {
  4075. if((err = smctr_issue_resume_tx_fcb_cmd(dev, MAC_QUEUE)))
  4076. return (err);
  4077. for(i = 0; i < 10000; i++)
  4078. {
  4079. if(fcb->frame_status & FCB_COMMAND_DONE)
  4080. break;
  4081. mdelay(1);
  4082. }
  4083. if(!(fcb->frame_status & FCB_COMMAND_DONE))
  4084. return (HARDWARE_FAILED);
  4085. }
  4086. *tx_fstatus = fcb->frame_status;
  4087. return (A_FRAME_WAS_FORWARDED);
  4088. }
  4089. static int smctr_set_auth_access_pri(struct net_device *dev,
  4090. MAC_SUB_VECTOR *rsv)
  4091. {
  4092. struct net_local *tp = netdev_priv(dev);
  4093. if(rsv->svl != S_AUTHORIZED_ACCESS_PRIORITY)
  4094. return (E_SUB_VECTOR_LENGTH_ERROR);
  4095. tp->authorized_access_priority = (rsv->svv[0] << 8 | rsv->svv[1]);
  4096. return (POSITIVE_ACK);
  4097. }
  4098. static int smctr_set_auth_funct_class(struct net_device *dev,
  4099. MAC_SUB_VECTOR *rsv)
  4100. {
  4101. struct net_local *tp = netdev_priv(dev);
  4102. if(rsv->svl != S_AUTHORIZED_FUNCTION_CLASS)
  4103. return (E_SUB_VECTOR_LENGTH_ERROR);
  4104. tp->authorized_function_classes = (rsv->svv[0] << 8 | rsv->svv[1]);
  4105. return (POSITIVE_ACK);
  4106. }
  4107. static int smctr_set_corr(struct net_device *dev, MAC_SUB_VECTOR *rsv,
  4108. __u16 *correlator)
  4109. {
  4110. if(rsv->svl != S_CORRELATOR)
  4111. return (E_SUB_VECTOR_LENGTH_ERROR);
  4112. *correlator = (rsv->svv[0] << 8 | rsv->svv[1]);
  4113. return (POSITIVE_ACK);
  4114. }
  4115. static int smctr_set_error_timer_value(struct net_device *dev,
  4116. MAC_SUB_VECTOR *rsv)
  4117. {
  4118. __u16 err_tval;
  4119. int err;
  4120. if(rsv->svl != S_ERROR_TIMER_VALUE)
  4121. return (E_SUB_VECTOR_LENGTH_ERROR);
  4122. err_tval = (rsv->svv[0] << 8 | rsv->svv[1])*10;
  4123. smctr_issue_write_word_cmd(dev, RW_TER_THRESHOLD, &err_tval);
  4124. if((err = smctr_wait_cmd(dev)))
  4125. return (err);
  4126. return (POSITIVE_ACK);
  4127. }
  4128. static int smctr_set_frame_forward(struct net_device *dev,
  4129. MAC_SUB_VECTOR *rsv, __u8 dc_sc)
  4130. {
  4131. if((rsv->svl < 2) || (rsv->svl > S_FRAME_FORWARD))
  4132. return (E_SUB_VECTOR_LENGTH_ERROR);
  4133. if((dc_sc & DC_MASK) != DC_CRS)
  4134. {
  4135. if(rsv->svl >= 2 && rsv->svl < 20)
  4136. return (E_TRANSMIT_FORWARD_INVALID);
  4137. if((rsv->svv[0] != 0) || (rsv->svv[1] != 0))
  4138. return (E_TRANSMIT_FORWARD_INVALID);
  4139. }
  4140. return (POSITIVE_ACK);
  4141. }
  4142. static int smctr_set_local_ring_num(struct net_device *dev,
  4143. MAC_SUB_VECTOR *rsv)
  4144. {
  4145. struct net_local *tp = netdev_priv(dev);
  4146. if(rsv->svl != S_LOCAL_RING_NUMBER)
  4147. return (E_SUB_VECTOR_LENGTH_ERROR);
  4148. if(tp->ptr_local_ring_num)
  4149. *(__u16 *)(tp->ptr_local_ring_num)
  4150. = (rsv->svv[0] << 8 | rsv->svv[1]);
  4151. return (POSITIVE_ACK);
  4152. }
  4153. static unsigned short smctr_set_ctrl_attention(struct net_device *dev)
  4154. {
  4155. struct net_local *tp = netdev_priv(dev);
  4156. int ioaddr = dev->base_addr;
  4157. if(tp->bic_type == BIC_585_CHIP)
  4158. outb((tp->trc_mask | HWR_CA), ioaddr + HWR);
  4159. else
  4160. {
  4161. outb((tp->trc_mask | CSR_CA), ioaddr + CSR);
  4162. outb(tp->trc_mask, ioaddr + CSR);
  4163. }
  4164. return (0);
  4165. }
  4166. static void smctr_set_multicast_list(struct net_device *dev)
  4167. {
  4168. if(smctr_debug > 10)
  4169. printk(KERN_DEBUG "%s: smctr_set_multicast_list\n", dev->name);
  4170. return;
  4171. }
  4172. static int smctr_set_page(struct net_device *dev, __u8 *buf)
  4173. {
  4174. struct net_local *tp = netdev_priv(dev);
  4175. __u8 amask;
  4176. __u32 tptr;
  4177. tptr = (__u32)buf - (__u32)tp->ram_access;
  4178. amask = (__u8)((tptr & PR_PAGE_MASK) >> 8);
  4179. outb(amask, dev->base_addr + PR);
  4180. return (0);
  4181. }
  4182. static int smctr_set_phy_drop(struct net_device *dev, MAC_SUB_VECTOR *rsv)
  4183. {
  4184. int err;
  4185. if(rsv->svl != S_PHYSICAL_DROP)
  4186. return (E_SUB_VECTOR_LENGTH_ERROR);
  4187. smctr_issue_write_byte_cmd(dev, RW_PHYSICAL_DROP_NUMBER, &rsv->svv[0]);
  4188. if((err = smctr_wait_cmd(dev)))
  4189. return (err);
  4190. return (POSITIVE_ACK);
  4191. }
  4192. /* Reset the ring speed to the opposite of what it was. This auto-pilot
  4193. * mode requires a complete reset and re-init of the adapter.
  4194. */
  4195. static int smctr_set_ring_speed(struct net_device *dev)
  4196. {
  4197. struct net_local *tp = netdev_priv(dev);
  4198. int err;
  4199. if(tp->media_type == MEDIA_UTP_16)
  4200. tp->media_type = MEDIA_UTP_4;
  4201. else
  4202. tp->media_type = MEDIA_UTP_16;
  4203. smctr_enable_16bit(dev);
  4204. /* Re-Initialize adapter's internal registers */
  4205. smctr_reset_adapter(dev);
  4206. if((err = smctr_init_card_real(dev)))
  4207. return (err);
  4208. smctr_enable_bic_int(dev);
  4209. if((err = smctr_issue_enable_int_cmd(dev, TRC_INTERRUPT_ENABLE_MASK)))
  4210. return (err);
  4211. smctr_disable_16bit(dev);
  4212. return (0);
  4213. }
  4214. static int smctr_set_rx_look_ahead(struct net_device *dev)
  4215. {
  4216. struct net_local *tp = netdev_priv(dev);
  4217. __u16 sword, rword;
  4218. if(smctr_debug > 10)
  4219. printk(KERN_DEBUG "%s: smctr_set_rx_look_ahead_flag\n", dev->name);
  4220. tp->adapter_flags &= ~(FORCED_16BIT_MODE);
  4221. tp->adapter_flags |= RX_VALID_LOOKAHEAD;
  4222. if(tp->adapter_bus == BUS_ISA16_TYPE)
  4223. {
  4224. sword = *((__u16 *)(tp->ram_access));
  4225. *((__u16 *)(tp->ram_access)) = 0x1234;
  4226. smctr_disable_16bit(dev);
  4227. rword = *((__u16 *)(tp->ram_access));
  4228. smctr_enable_16bit(dev);
  4229. if(rword != 0x1234)
  4230. tp->adapter_flags |= FORCED_16BIT_MODE;
  4231. *((__u16 *)(tp->ram_access)) = sword;
  4232. }
  4233. return (0);
  4234. }
  4235. static int smctr_set_trc_reset(int ioaddr)
  4236. {
  4237. __u8 r;
  4238. r = inb(ioaddr + MSR);
  4239. outb(MSR_RST | r, ioaddr + MSR);
  4240. return (0);
  4241. }
  4242. /*
  4243. * This function can be called if the adapter is busy or not.
  4244. */
  4245. static int smctr_setup_single_cmd(struct net_device *dev,
  4246. __u16 command, __u16 subcommand)
  4247. {
  4248. struct net_local *tp = netdev_priv(dev);
  4249. unsigned int err;
  4250. if(smctr_debug > 10)
  4251. printk(KERN_DEBUG "%s: smctr_setup_single_cmd\n", dev->name);
  4252. if((err = smctr_wait_while_cbusy(dev)))
  4253. return (err);
  4254. if((err = (unsigned int)smctr_wait_cmd(dev)))
  4255. return (err);
  4256. tp->acb_head->cmd_done_status = 0;
  4257. tp->acb_head->cmd = command;
  4258. tp->acb_head->subcmd = subcommand;
  4259. err = smctr_issue_resume_acb_cmd(dev);
  4260. return (err);
  4261. }
  4262. /*
  4263. * This function can not be called with the adapter busy.
  4264. */
  4265. static int smctr_setup_single_cmd_w_data(struct net_device *dev,
  4266. __u16 command, __u16 subcommand)
  4267. {
  4268. struct net_local *tp = netdev_priv(dev);
  4269. tp->acb_head->cmd_done_status = ACB_COMMAND_NOT_DONE;
  4270. tp->acb_head->cmd = command;
  4271. tp->acb_head->subcmd = subcommand;
  4272. tp->acb_head->data_offset_lo
  4273. = (__u16)TRC_POINTER(tp->misc_command_data);
  4274. return(smctr_issue_resume_acb_cmd(dev));
  4275. }
  4276. static char *smctr_malloc(struct net_device *dev, __u16 size)
  4277. {
  4278. struct net_local *tp = netdev_priv(dev);
  4279. char *m;
  4280. m = (char *)(tp->ram_access + tp->sh_mem_used);
  4281. tp->sh_mem_used += (__u32)size;
  4282. return (m);
  4283. }
  4284. static int smctr_status_chg(struct net_device *dev)
  4285. {
  4286. struct net_local *tp = netdev_priv(dev);
  4287. if(smctr_debug > 10)
  4288. printk(KERN_DEBUG "%s: smctr_status_chg\n", dev->name);
  4289. switch(tp->status)
  4290. {
  4291. case OPEN:
  4292. break;
  4293. case CLOSED:
  4294. break;
  4295. /* Interrupt driven open() completion. XXX */
  4296. case INITIALIZED:
  4297. tp->group_address_0 = 0;
  4298. tp->group_address[0] = 0;
  4299. tp->group_address[1] = 0;
  4300. tp->functional_address_0 = 0;
  4301. tp->functional_address[0] = 0;
  4302. tp->functional_address[1] = 0;
  4303. smctr_open_tr(dev);
  4304. break;
  4305. default:
  4306. printk(KERN_INFO "%s: status change unknown %x\n",
  4307. dev->name, tp->status);
  4308. break;
  4309. }
  4310. return (0);
  4311. }
  4312. static int smctr_trc_send_packet(struct net_device *dev, FCBlock *fcb,
  4313. __u16 queue)
  4314. {
  4315. struct net_local *tp = netdev_priv(dev);
  4316. int err = 0;
  4317. if(smctr_debug > 10)
  4318. printk(KERN_DEBUG "%s: smctr_trc_send_packet\n", dev->name);
  4319. fcb->info = FCB_CHAIN_END | FCB_ENABLE_TFS;
  4320. if(tp->num_tx_fcbs[queue] != 1)
  4321. fcb->back_ptr->info = FCB_INTERRUPT_ENABLE | FCB_ENABLE_TFS;
  4322. if(tp->tx_queue_status[queue] == NOT_TRANSMITING)
  4323. {
  4324. tp->tx_queue_status[queue] = TRANSMITING;
  4325. err = smctr_issue_resume_tx_fcb_cmd(dev, queue);
  4326. }
  4327. return (err);
  4328. }
  4329. static __u16 smctr_tx_complete(struct net_device *dev, __u16 queue)
  4330. {
  4331. struct net_local *tp = netdev_priv(dev);
  4332. __u16 status, err = 0;
  4333. int cstatus;
  4334. if(smctr_debug > 10)
  4335. printk(KERN_DEBUG "%s: smctr_tx_complete\n", dev->name);
  4336. while((status = tp->tx_fcb_end[queue]->frame_status) != SUCCESS)
  4337. {
  4338. if(status & 0x7e00 )
  4339. {
  4340. err = HARDWARE_FAILED;
  4341. break;
  4342. }
  4343. if((err = smctr_update_tx_chain(dev, tp->tx_fcb_end[queue],
  4344. queue)) != SUCCESS)
  4345. break;
  4346. smctr_disable_16bit(dev);
  4347. if(tp->mode_bits & UMAC)
  4348. {
  4349. if(!(status & (FCB_TX_STATUS_AR1 | FCB_TX_STATUS_AR2)))
  4350. cstatus = NO_SUCH_DESTINATION;
  4351. else
  4352. {
  4353. if(!(status & (FCB_TX_STATUS_CR1 | FCB_TX_STATUS_CR2)))
  4354. cstatus = DEST_OUT_OF_RESOURCES;
  4355. else
  4356. {
  4357. if(status & FCB_TX_STATUS_E)
  4358. cstatus = MAX_COLLISIONS;
  4359. else
  4360. cstatus = SUCCESS;
  4361. }
  4362. }
  4363. }
  4364. else
  4365. cstatus = SUCCESS;
  4366. if(queue == BUG_QUEUE)
  4367. err = SUCCESS;
  4368. smctr_enable_16bit(dev);
  4369. if(err != SUCCESS)
  4370. break;
  4371. }
  4372. return (err);
  4373. }
  4374. static unsigned short smctr_tx_move_frame(struct net_device *dev,
  4375. struct sk_buff *skb, __u8 *pbuff, unsigned int bytes)
  4376. {
  4377. struct net_local *tp = netdev_priv(dev);
  4378. unsigned int ram_usable;
  4379. __u32 flen, len, offset = 0;
  4380. __u8 *frag, *page;
  4381. if(smctr_debug > 10)
  4382. printk(KERN_DEBUG "%s: smctr_tx_move_frame\n", dev->name);
  4383. ram_usable = ((unsigned int)tp->ram_usable) << 10;
  4384. frag = skb->data;
  4385. flen = skb->len;
  4386. while(flen > 0 && bytes > 0)
  4387. {
  4388. smctr_set_page(dev, pbuff);
  4389. offset = SMC_PAGE_OFFSET(pbuff);
  4390. if(offset + flen > ram_usable)
  4391. len = ram_usable - offset;
  4392. else
  4393. len = flen;
  4394. if(len > bytes)
  4395. len = bytes;
  4396. page = (char *) (offset + tp->ram_access);
  4397. memcpy(page, frag, len);
  4398. flen -=len;
  4399. bytes -= len;
  4400. frag += len;
  4401. pbuff += len;
  4402. }
  4403. return (0);
  4404. }
  4405. /* Update the error statistic counters for this adapter. */
  4406. static int smctr_update_err_stats(struct net_device *dev)
  4407. {
  4408. struct net_local *tp = netdev_priv(dev);
  4409. struct tr_statistics *tstat = &tp->MacStat;
  4410. if(tstat->internal_errors)
  4411. tstat->internal_errors
  4412. += *(tp->misc_command_data + 0) & 0x00ff;
  4413. if(tstat->line_errors)
  4414. tstat->line_errors += *(tp->misc_command_data + 0) >> 8;
  4415. if(tstat->A_C_errors)
  4416. tstat->A_C_errors += *(tp->misc_command_data + 1) & 0x00ff;
  4417. if(tstat->burst_errors)
  4418. tstat->burst_errors += *(tp->misc_command_data + 1) >> 8;
  4419. if(tstat->abort_delimiters)
  4420. tstat->abort_delimiters += *(tp->misc_command_data + 2) >> 8;
  4421. if(tstat->recv_congest_count)
  4422. tstat->recv_congest_count
  4423. += *(tp->misc_command_data + 3) & 0x00ff;
  4424. if(tstat->lost_frames)
  4425. tstat->lost_frames
  4426. += *(tp->misc_command_data + 3) >> 8;
  4427. if(tstat->frequency_errors)
  4428. tstat->frequency_errors += *(tp->misc_command_data + 4) & 0x00ff;
  4429. if(tstat->frame_copied_errors)
  4430. tstat->frame_copied_errors
  4431. += *(tp->misc_command_data + 4) >> 8;
  4432. if(tstat->token_errors)
  4433. tstat->token_errors += *(tp->misc_command_data + 5) >> 8;
  4434. return (0);
  4435. }
  4436. static int smctr_update_rx_chain(struct net_device *dev, __u16 queue)
  4437. {
  4438. struct net_local *tp = netdev_priv(dev);
  4439. FCBlock *fcb;
  4440. BDBlock *bdb;
  4441. __u16 size, len;
  4442. fcb = tp->rx_fcb_curr[queue];
  4443. len = fcb->frame_length;
  4444. fcb->frame_status = 0;
  4445. fcb->info = FCB_CHAIN_END;
  4446. fcb->back_ptr->info = FCB_WARNING;
  4447. tp->rx_fcb_curr[queue] = tp->rx_fcb_curr[queue]->next_ptr;
  4448. /* update RX BDBs */
  4449. size = (len >> RX_BDB_SIZE_SHIFT);
  4450. if(len & RX_DATA_BUFFER_SIZE_MASK)
  4451. size += sizeof(BDBlock);
  4452. size &= (~RX_BDB_SIZE_MASK);
  4453. /* check if wrap around */
  4454. bdb = (BDBlock *)((__u32)(tp->rx_bdb_curr[queue]) + (__u32)(size));
  4455. if((__u32)bdb >= (__u32)tp->rx_bdb_end[queue])
  4456. {
  4457. bdb = (BDBlock *)((__u32)(tp->rx_bdb_head[queue])
  4458. + (__u32)(bdb) - (__u32)(tp->rx_bdb_end[queue]));
  4459. }
  4460. bdb->back_ptr->info = BDB_CHAIN_END;
  4461. tp->rx_bdb_curr[queue]->back_ptr->info = BDB_NOT_CHAIN_END;
  4462. tp->rx_bdb_curr[queue] = bdb;
  4463. return (0);
  4464. }
  4465. static int smctr_update_tx_chain(struct net_device *dev, FCBlock *fcb,
  4466. __u16 queue)
  4467. {
  4468. struct net_local *tp = netdev_priv(dev);
  4469. if(smctr_debug > 20)
  4470. printk(KERN_DEBUG "smctr_update_tx_chain\n");
  4471. if(tp->num_tx_fcbs_used[queue] <= 0)
  4472. return (HARDWARE_FAILED);
  4473. else
  4474. {
  4475. if(tp->tx_buff_used[queue] < fcb->memory_alloc)
  4476. {
  4477. tp->tx_buff_used[queue] = 0;
  4478. return (HARDWARE_FAILED);
  4479. }
  4480. tp->tx_buff_used[queue] -= fcb->memory_alloc;
  4481. /* if all transmit buffer are cleared
  4482. * need to set the tx_buff_curr[] to tx_buff_head[]
  4483. * otherwise, tx buffer will be segregate and cannot
  4484. * accommodate and buffer greater than (curr - head) and
  4485. * (end - curr) since we do not allow wrap around allocation.
  4486. */
  4487. if(tp->tx_buff_used[queue] == 0)
  4488. tp->tx_buff_curr[queue] = tp->tx_buff_head[queue];
  4489. tp->num_tx_fcbs_used[queue]--;
  4490. fcb->frame_status = 0;
  4491. tp->tx_fcb_end[queue] = fcb->next_ptr;
  4492. netif_wake_queue(dev);
  4493. return (0);
  4494. }
  4495. }
  4496. static int smctr_wait_cmd(struct net_device *dev)
  4497. {
  4498. struct net_local *tp = netdev_priv(dev);
  4499. unsigned int loop_count = 0x20000;
  4500. if(smctr_debug > 10)
  4501. printk(KERN_DEBUG "%s: smctr_wait_cmd\n", dev->name);
  4502. while(loop_count)
  4503. {
  4504. if(tp->acb_head->cmd_done_status & ACB_COMMAND_DONE)
  4505. break;
  4506. udelay(1);
  4507. loop_count--;
  4508. }
  4509. if(loop_count == 0)
  4510. return(HARDWARE_FAILED);
  4511. if(tp->acb_head->cmd_done_status & 0xff)
  4512. return(HARDWARE_FAILED);
  4513. return (0);
  4514. }
  4515. static int smctr_wait_while_cbusy(struct net_device *dev)
  4516. {
  4517. struct net_local *tp = netdev_priv(dev);
  4518. unsigned int timeout = 0x20000;
  4519. int ioaddr = dev->base_addr;
  4520. __u8 r;
  4521. if(tp->bic_type == BIC_585_CHIP)
  4522. {
  4523. while(timeout)
  4524. {
  4525. r = inb(ioaddr + HWR);
  4526. if((r & HWR_CBUSY) == 0)
  4527. break;
  4528. timeout--;
  4529. }
  4530. }
  4531. else
  4532. {
  4533. while(timeout)
  4534. {
  4535. r = inb(ioaddr + CSR);
  4536. if((r & CSR_CBUSY) == 0)
  4537. break;
  4538. timeout--;
  4539. }
  4540. }
  4541. if(timeout)
  4542. return (0);
  4543. else
  4544. return (HARDWARE_FAILED);
  4545. }
  4546. #ifdef MODULE
  4547. static struct net_device* dev_smctr[SMCTR_MAX_ADAPTERS];
  4548. static int io[SMCTR_MAX_ADAPTERS];
  4549. static int irq[SMCTR_MAX_ADAPTERS];
  4550. MODULE_LICENSE("GPL");
  4551. module_param_array(io, int, NULL, 0);
  4552. module_param_array(irq, int, NULL, 0);
  4553. module_param(ringspeed, int, 0);
  4554. static struct net_device * __init setup_card(int n)
  4555. {
  4556. struct net_device *dev = alloc_trdev(sizeof(struct net_local));
  4557. int err;
  4558. if (!dev)
  4559. return ERR_PTR(-ENOMEM);
  4560. dev->irq = irq[n];
  4561. err = smctr_probe1(dev, io[n]);
  4562. if (err)
  4563. goto out;
  4564. err = register_netdev(dev);
  4565. if (err)
  4566. goto out1;
  4567. return dev;
  4568. out1:
  4569. #ifdef CONFIG_MCA_LEGACY
  4570. { struct net_local *tp = netdev_priv(dev);
  4571. if (tp->slot_num)
  4572. mca_mark_as_unused(tp->slot_num);
  4573. }
  4574. #endif
  4575. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  4576. free_irq(dev->irq, dev);
  4577. out:
  4578. free_netdev(dev);
  4579. return ERR_PTR(err);
  4580. }
  4581. int __init init_module(void)
  4582. {
  4583. int i, found = 0;
  4584. struct net_device *dev;
  4585. for(i = 0; i < SMCTR_MAX_ADAPTERS; i++) {
  4586. dev = io[0]? setup_card(i) : smctr_probe(-1);
  4587. if (!IS_ERR(dev)) {
  4588. ++found;
  4589. dev_smctr[i] = dev;
  4590. }
  4591. }
  4592. return found ? 0 : -ENODEV;
  4593. }
  4594. void __exit cleanup_module(void)
  4595. {
  4596. int i;
  4597. for(i = 0; i < SMCTR_MAX_ADAPTERS; i++) {
  4598. struct net_device *dev = dev_smctr[i];
  4599. if (dev) {
  4600. unregister_netdev(dev);
  4601. #ifdef CONFIG_MCA_LEGACY
  4602. { struct net_local *tp = netdev_priv(dev);
  4603. if (tp->slot_num)
  4604. mca_mark_as_unused(tp->slot_num);
  4605. }
  4606. #endif
  4607. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  4608. if (dev->irq)
  4609. free_irq(dev->irq, dev);
  4610. free_netdev(dev);
  4611. }
  4612. }
  4613. }
  4614. #endif /* MODULE */