iwl-dev.h 45 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of version 2 of the GNU General Public License as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program; if not, write to the Free Software Foundation, Inc.,
  16. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  17. *
  18. * The full GNU General Public License is included in this distribution in the
  19. * file called LICENSE.
  20. *
  21. * Contact Information:
  22. * Intel Linux Wireless <ilw@linux.intel.com>
  23. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  24. *
  25. *****************************************************************************/
  26. /*
  27. * Please use this file (iwl-dev.h) for driver implementation definitions.
  28. * Please use iwl-commands.h for uCode API definitions.
  29. * Please use iwl-4965-hw.h for hardware-related definitions.
  30. */
  31. #ifndef __iwl_dev_h__
  32. #define __iwl_dev_h__
  33. #include <linux/pci.h> /* for struct pci_device_id */
  34. #include <linux/kernel.h>
  35. #include <linux/wait.h>
  36. #include <linux/leds.h>
  37. #include <net/ieee80211_radiotap.h>
  38. #include "iwl-eeprom.h"
  39. #include "iwl-csr.h"
  40. #include "iwl-prph.h"
  41. #include "iwl-fh.h"
  42. #include "iwl-debug.h"
  43. #include "iwl-agn-hw.h"
  44. #include "iwl-led.h"
  45. #include "iwl-power.h"
  46. #include "iwl-agn-rs.h"
  47. #include "iwl-agn-tt.h"
  48. #define U32_PAD(n) ((4-(n))&0x3)
  49. struct iwl_tx_queue;
  50. /* CT-KILL constants */
  51. #define CT_KILL_THRESHOLD_LEGACY 110 /* in Celsius */
  52. #define CT_KILL_THRESHOLD 114 /* in Celsius */
  53. #define CT_KILL_EXIT_THRESHOLD 95 /* in Celsius */
  54. /* Default noise level to report when noise measurement is not available.
  55. * This may be because we're:
  56. * 1) Not associated (4965, no beacon statistics being sent to driver)
  57. * 2) Scanning (noise measurement does not apply to associated channel)
  58. * 3) Receiving CCK (3945 delivers noise info only for OFDM frames)
  59. * Use default noise value of -127 ... this is below the range of measurable
  60. * Rx dBm for either 3945 or 4965, so it can indicate "unmeasurable" to user.
  61. * Also, -127 works better than 0 when averaging frames with/without
  62. * noise info (e.g. averaging might be done in app); measured dBm values are
  63. * always negative ... using a negative value as the default keeps all
  64. * averages within an s8's (used in some apps) range of negative values. */
  65. #define IWL_NOISE_MEAS_NOT_AVAILABLE (-127)
  66. /*
  67. * RTS threshold here is total size [2347] minus 4 FCS bytes
  68. * Per spec:
  69. * a value of 0 means RTS on all data/management packets
  70. * a value > max MSDU size means no RTS
  71. * else RTS for data/management frames where MPDU is larger
  72. * than RTS value.
  73. */
  74. #define DEFAULT_RTS_THRESHOLD 2347U
  75. #define MIN_RTS_THRESHOLD 0U
  76. #define MAX_RTS_THRESHOLD 2347U
  77. #define MAX_MSDU_SIZE 2304U
  78. #define MAX_MPDU_SIZE 2346U
  79. #define DEFAULT_BEACON_INTERVAL 100U
  80. #define DEFAULT_SHORT_RETRY_LIMIT 7U
  81. #define DEFAULT_LONG_RETRY_LIMIT 4U
  82. struct iwl_rx_mem_buffer {
  83. dma_addr_t page_dma;
  84. struct page *page;
  85. struct list_head list;
  86. };
  87. #define rxb_addr(r) page_address(r->page)
  88. /* defined below */
  89. struct iwl_device_cmd;
  90. struct iwl_cmd_meta {
  91. /* only for SYNC commands, iff the reply skb is wanted */
  92. struct iwl_host_cmd *source;
  93. /*
  94. * only for ASYNC commands
  95. * (which is somewhat stupid -- look at iwl-sta.c for instance
  96. * which duplicates a bunch of code because the callback isn't
  97. * invoked for SYNC commands, if it were and its result passed
  98. * through it would be simpler...)
  99. */
  100. void (*callback)(struct iwl_priv *priv,
  101. struct iwl_device_cmd *cmd,
  102. struct iwl_rx_packet *pkt);
  103. /* The CMD_SIZE_HUGE flag bit indicates that the command
  104. * structure is stored at the end of the shared queue memory. */
  105. u32 flags;
  106. DEFINE_DMA_UNMAP_ADDR(mapping);
  107. DEFINE_DMA_UNMAP_LEN(len);
  108. };
  109. /*
  110. * Generic queue structure
  111. *
  112. * Contains common data for Rx and Tx queues
  113. */
  114. struct iwl_queue {
  115. int n_bd; /* number of BDs in this queue */
  116. int write_ptr; /* 1-st empty entry (index) host_w*/
  117. int read_ptr; /* last used entry (index) host_r*/
  118. /* use for monitoring and recovering the stuck queue */
  119. dma_addr_t dma_addr; /* physical addr for BD's */
  120. int n_window; /* safe queue window */
  121. u32 id;
  122. int low_mark; /* low watermark, resume queue if free
  123. * space more than this */
  124. int high_mark; /* high watermark, stop queue if free
  125. * space less than this */
  126. };
  127. /* One for each TFD */
  128. struct iwl_tx_info {
  129. struct sk_buff *skb;
  130. struct iwl_rxon_context *ctx;
  131. };
  132. /**
  133. * struct iwl_tx_queue - Tx Queue for DMA
  134. * @q: generic Rx/Tx queue descriptor
  135. * @bd: base of circular buffer of TFDs
  136. * @cmd: array of command/TX buffer pointers
  137. * @meta: array of meta data for each command/tx buffer
  138. * @dma_addr_cmd: physical address of cmd/tx buffer array
  139. * @txb: array of per-TFD driver data
  140. * @time_stamp: time (in jiffies) of last read_ptr change
  141. * @need_update: indicates need to update read/write index
  142. * @sched_retry: indicates queue is high-throughput aggregation (HT AGG) enabled
  143. *
  144. * A Tx queue consists of circular buffer of BDs (a.k.a. TFDs, transmit frame
  145. * descriptors) and required locking structures.
  146. */
  147. #define TFD_TX_CMD_SLOTS 256
  148. #define TFD_CMD_SLOTS 32
  149. struct iwl_tx_queue {
  150. struct iwl_queue q;
  151. void *tfds;
  152. struct iwl_device_cmd **cmd;
  153. struct iwl_cmd_meta *meta;
  154. struct iwl_tx_info *txb;
  155. unsigned long time_stamp;
  156. u8 need_update;
  157. u8 sched_retry;
  158. u8 active;
  159. u8 swq_id;
  160. };
  161. #define IWL_NUM_SCAN_RATES (2)
  162. struct iwl4965_channel_tgd_info {
  163. u8 type;
  164. s8 max_power;
  165. };
  166. struct iwl4965_channel_tgh_info {
  167. s64 last_radar_time;
  168. };
  169. #define IWL4965_MAX_RATE (33)
  170. struct iwl3945_clip_group {
  171. /* maximum power level to prevent clipping for each rate, derived by
  172. * us from this band's saturation power in EEPROM */
  173. const s8 clip_powers[IWL_MAX_RATES];
  174. };
  175. /* current Tx power values to use, one for each rate for each channel.
  176. * requested power is limited by:
  177. * -- regulatory EEPROM limits for this channel
  178. * -- hardware capabilities (clip-powers)
  179. * -- spectrum management
  180. * -- user preference (e.g. iwconfig)
  181. * when requested power is set, base power index must also be set. */
  182. struct iwl3945_channel_power_info {
  183. struct iwl3945_tx_power tpc; /* actual radio and DSP gain settings */
  184. s8 power_table_index; /* actual (compenst'd) index into gain table */
  185. s8 base_power_index; /* gain index for power at factory temp. */
  186. s8 requested_power; /* power (dBm) requested for this chnl/rate */
  187. };
  188. /* current scan Tx power values to use, one for each scan rate for each
  189. * channel. */
  190. struct iwl3945_scan_power_info {
  191. struct iwl3945_tx_power tpc; /* actual radio and DSP gain settings */
  192. s8 power_table_index; /* actual (compenst'd) index into gain table */
  193. s8 requested_power; /* scan pwr (dBm) requested for chnl/rate */
  194. };
  195. /*
  196. * One for each channel, holds all channel setup data
  197. * Some of the fields (e.g. eeprom and flags/max_power_avg) are redundant
  198. * with one another!
  199. */
  200. struct iwl_channel_info {
  201. struct iwl4965_channel_tgd_info tgd;
  202. struct iwl4965_channel_tgh_info tgh;
  203. struct iwl_eeprom_channel eeprom; /* EEPROM regulatory limit */
  204. struct iwl_eeprom_channel ht40_eeprom; /* EEPROM regulatory limit for
  205. * HT40 channel */
  206. u8 channel; /* channel number */
  207. u8 flags; /* flags copied from EEPROM */
  208. s8 max_power_avg; /* (dBm) regul. eeprom, normal Tx, any rate */
  209. s8 curr_txpow; /* (dBm) regulatory/spectrum/user (not h/w) limit */
  210. s8 min_power; /* always 0 */
  211. s8 scan_power; /* (dBm) regul. eeprom, direct scans, any rate */
  212. u8 group_index; /* 0-4, maps channel to group1/2/3/4/5 */
  213. u8 band_index; /* 0-4, maps channel to band1/2/3/4/5 */
  214. enum ieee80211_band band;
  215. /* HT40 channel info */
  216. s8 ht40_max_power_avg; /* (dBm) regul. eeprom, normal Tx, any rate */
  217. u8 ht40_flags; /* flags copied from EEPROM */
  218. u8 ht40_extension_channel; /* HT_IE_EXT_CHANNEL_* */
  219. /* Radio/DSP gain settings for each "normal" data Tx rate.
  220. * These include, in addition to RF and DSP gain, a few fields for
  221. * remembering/modifying gain settings (indexes). */
  222. struct iwl3945_channel_power_info power_info[IWL4965_MAX_RATE];
  223. /* Radio/DSP gain settings for each scan rate, for directed scans. */
  224. struct iwl3945_scan_power_info scan_pwr_info[IWL_NUM_SCAN_RATES];
  225. };
  226. #define IWL_TX_FIFO_BK 0 /* shared */
  227. #define IWL_TX_FIFO_BE 1
  228. #define IWL_TX_FIFO_VI 2 /* shared */
  229. #define IWL_TX_FIFO_VO 3
  230. #define IWL_TX_FIFO_BK_IPAN IWL_TX_FIFO_BK
  231. #define IWL_TX_FIFO_BE_IPAN 4
  232. #define IWL_TX_FIFO_VI_IPAN IWL_TX_FIFO_VI
  233. #define IWL_TX_FIFO_VO_IPAN 5
  234. #define IWL_TX_FIFO_UNUSED -1
  235. /* Minimum number of queues. MAX_NUM is defined in hw specific files.
  236. * Set the minimum to accommodate the 4 standard TX queues, 1 command
  237. * queue, 2 (unused) HCCA queues, and 4 HT queues (one for each AC) */
  238. #define IWL_MIN_NUM_QUEUES 10
  239. /*
  240. * Command queue depends on iPAN support.
  241. */
  242. #define IWL_DEFAULT_CMD_QUEUE_NUM 4
  243. #define IWL_IPAN_CMD_QUEUE_NUM 9
  244. /*
  245. * This queue number is required for proper operation
  246. * because the ucode will stop/start the scheduler as
  247. * required.
  248. */
  249. #define IWL_IPAN_MCAST_QUEUE 8
  250. #define IEEE80211_DATA_LEN 2304
  251. #define IEEE80211_4ADDR_LEN 30
  252. #define IEEE80211_HLEN (IEEE80211_4ADDR_LEN)
  253. #define IEEE80211_FRAME_LEN (IEEE80211_DATA_LEN + IEEE80211_HLEN)
  254. struct iwl_frame {
  255. union {
  256. struct ieee80211_hdr frame;
  257. struct iwl_tx_beacon_cmd beacon;
  258. u8 raw[IEEE80211_FRAME_LEN];
  259. u8 cmd[360];
  260. } u;
  261. struct list_head list;
  262. };
  263. #define SEQ_TO_SN(seq) (((seq) & IEEE80211_SCTL_SEQ) >> 4)
  264. #define SN_TO_SEQ(ssn) (((ssn) << 4) & IEEE80211_SCTL_SEQ)
  265. #define MAX_SN ((IEEE80211_SCTL_SEQ) >> 4)
  266. enum {
  267. CMD_SYNC = 0,
  268. CMD_SIZE_NORMAL = 0,
  269. CMD_NO_SKB = 0,
  270. CMD_SIZE_HUGE = (1 << 0),
  271. CMD_ASYNC = (1 << 1),
  272. CMD_WANT_SKB = (1 << 2),
  273. };
  274. #define DEF_CMD_PAYLOAD_SIZE 320
  275. /**
  276. * struct iwl_device_cmd
  277. *
  278. * For allocation of the command and tx queues, this establishes the overall
  279. * size of the largest command we send to uCode, except for a scan command
  280. * (which is relatively huge; space is allocated separately).
  281. */
  282. struct iwl_device_cmd {
  283. struct iwl_cmd_header hdr; /* uCode API */
  284. union {
  285. u32 flags;
  286. u8 val8;
  287. u16 val16;
  288. u32 val32;
  289. struct iwl_tx_cmd tx;
  290. struct iwl6000_channel_switch_cmd chswitch;
  291. u8 payload[DEF_CMD_PAYLOAD_SIZE];
  292. } __packed cmd;
  293. } __packed;
  294. #define TFD_MAX_PAYLOAD_SIZE (sizeof(struct iwl_device_cmd))
  295. struct iwl_host_cmd {
  296. const void *data;
  297. unsigned long reply_page;
  298. void (*callback)(struct iwl_priv *priv,
  299. struct iwl_device_cmd *cmd,
  300. struct iwl_rx_packet *pkt);
  301. u32 flags;
  302. u16 len;
  303. u8 id;
  304. };
  305. #define SUP_RATE_11A_MAX_NUM_CHANNELS 8
  306. #define SUP_RATE_11B_MAX_NUM_CHANNELS 4
  307. #define SUP_RATE_11G_MAX_NUM_CHANNELS 12
  308. /**
  309. * struct iwl_rx_queue - Rx queue
  310. * @bd: driver's pointer to buffer of receive buffer descriptors (rbd)
  311. * @bd_dma: bus address of buffer of receive buffer descriptors (rbd)
  312. * @read: Shared index to newest available Rx buffer
  313. * @write: Shared index to oldest written Rx packet
  314. * @free_count: Number of pre-allocated buffers in rx_free
  315. * @rx_free: list of free SKBs for use
  316. * @rx_used: List of Rx buffers with no SKB
  317. * @need_update: flag to indicate we need to update read/write index
  318. * @rb_stts: driver's pointer to receive buffer status
  319. * @rb_stts_dma: bus address of receive buffer status
  320. *
  321. * NOTE: rx_free and rx_used are used as a FIFO for iwl_rx_mem_buffers
  322. */
  323. struct iwl_rx_queue {
  324. __le32 *bd;
  325. dma_addr_t bd_dma;
  326. struct iwl_rx_mem_buffer pool[RX_QUEUE_SIZE + RX_FREE_BUFFERS];
  327. struct iwl_rx_mem_buffer *queue[RX_QUEUE_SIZE];
  328. u32 read;
  329. u32 write;
  330. u32 free_count;
  331. u32 write_actual;
  332. struct list_head rx_free;
  333. struct list_head rx_used;
  334. int need_update;
  335. struct iwl_rb_status *rb_stts;
  336. dma_addr_t rb_stts_dma;
  337. spinlock_t lock;
  338. };
  339. #define IWL_SUPPORTED_RATES_IE_LEN 8
  340. #define MAX_TID_COUNT 9
  341. #define IWL_INVALID_RATE 0xFF
  342. #define IWL_INVALID_VALUE -1
  343. /**
  344. * struct iwl_ht_agg -- aggregation status while waiting for block-ack
  345. * @txq_id: Tx queue used for Tx attempt
  346. * @frame_count: # frames attempted by Tx command
  347. * @wait_for_ba: Expect block-ack before next Tx reply
  348. * @start_idx: Index of 1st Transmit Frame Descriptor (TFD) in Tx window
  349. * @bitmap0: Low order bitmap, one bit for each frame pending ACK in Tx window
  350. * @bitmap1: High order, one bit for each frame pending ACK in Tx window
  351. * @rate_n_flags: Rate at which Tx was attempted
  352. *
  353. * If REPLY_TX indicates that aggregation was attempted, driver must wait
  354. * for block ack (REPLY_COMPRESSED_BA). This struct stores tx reply info
  355. * until block ack arrives.
  356. */
  357. struct iwl_ht_agg {
  358. u16 txq_id;
  359. u16 frame_count;
  360. u16 wait_for_ba;
  361. u16 start_idx;
  362. u64 bitmap;
  363. u32 rate_n_flags;
  364. #define IWL_AGG_OFF 0
  365. #define IWL_AGG_ON 1
  366. #define IWL_EMPTYING_HW_QUEUE_ADDBA 2
  367. #define IWL_EMPTYING_HW_QUEUE_DELBA 3
  368. u8 state;
  369. u8 tx_fifo;
  370. };
  371. struct iwl_tid_data {
  372. u16 seq_number; /* agn only */
  373. u16 tfds_in_queue;
  374. struct iwl_ht_agg agg;
  375. };
  376. struct iwl_hw_key {
  377. u32 cipher;
  378. int keylen;
  379. u8 keyidx;
  380. u8 key[32];
  381. };
  382. union iwl_ht_rate_supp {
  383. u16 rates;
  384. struct {
  385. u8 siso_rate;
  386. u8 mimo_rate;
  387. };
  388. };
  389. #define CFG_HT_RX_AMPDU_FACTOR_8K (0x0)
  390. #define CFG_HT_RX_AMPDU_FACTOR_16K (0x1)
  391. #define CFG_HT_RX_AMPDU_FACTOR_32K (0x2)
  392. #define CFG_HT_RX_AMPDU_FACTOR_64K (0x3)
  393. #define CFG_HT_RX_AMPDU_FACTOR_DEF CFG_HT_RX_AMPDU_FACTOR_64K
  394. #define CFG_HT_RX_AMPDU_FACTOR_MAX CFG_HT_RX_AMPDU_FACTOR_64K
  395. #define CFG_HT_RX_AMPDU_FACTOR_MIN CFG_HT_RX_AMPDU_FACTOR_8K
  396. /*
  397. * Maximal MPDU density for TX aggregation
  398. * 4 - 2us density
  399. * 5 - 4us density
  400. * 6 - 8us density
  401. * 7 - 16us density
  402. */
  403. #define CFG_HT_MPDU_DENSITY_2USEC (0x4)
  404. #define CFG_HT_MPDU_DENSITY_4USEC (0x5)
  405. #define CFG_HT_MPDU_DENSITY_8USEC (0x6)
  406. #define CFG_HT_MPDU_DENSITY_16USEC (0x7)
  407. #define CFG_HT_MPDU_DENSITY_DEF CFG_HT_MPDU_DENSITY_4USEC
  408. #define CFG_HT_MPDU_DENSITY_MAX CFG_HT_MPDU_DENSITY_16USEC
  409. #define CFG_HT_MPDU_DENSITY_MIN (0x1)
  410. struct iwl_ht_config {
  411. bool single_chain_sufficient;
  412. enum ieee80211_smps_mode smps; /* current smps mode */
  413. };
  414. /* QoS structures */
  415. struct iwl_qos_info {
  416. int qos_active;
  417. struct iwl_qosparam_cmd def_qos_parm;
  418. };
  419. /*
  420. * Structure should be accessed with sta_lock held. When station addition
  421. * is in progress (IWL_STA_UCODE_INPROGRESS) it is possible to access only
  422. * the commands (iwl_addsta_cmd and iwl_link_quality_cmd) without sta_lock
  423. * held.
  424. */
  425. struct iwl_station_entry {
  426. struct iwl_addsta_cmd sta;
  427. struct iwl_tid_data tid[MAX_TID_COUNT];
  428. u8 used, ctxid;
  429. struct iwl_hw_key keyinfo;
  430. struct iwl_link_quality_cmd *lq;
  431. };
  432. struct iwl_station_priv_common {
  433. struct iwl_rxon_context *ctx;
  434. u8 sta_id;
  435. };
  436. /*
  437. * iwl_station_priv: Driver's private station information
  438. *
  439. * When mac80211 creates a station it reserves some space (hw->sta_data_size)
  440. * in the structure for use by driver. This structure is places in that
  441. * space.
  442. *
  443. * The common struct MUST be first because it is shared between
  444. * 3945 and agn!
  445. */
  446. struct iwl_station_priv {
  447. struct iwl_station_priv_common common;
  448. struct iwl_lq_sta lq_sta;
  449. atomic_t pending_frames;
  450. bool client;
  451. bool asleep;
  452. u8 max_agg_bufsize;
  453. };
  454. /**
  455. * struct iwl_vif_priv - driver's private per-interface information
  456. *
  457. * When mac80211 allocates a virtual interface, it can allocate
  458. * space for us to put data into.
  459. */
  460. struct iwl_vif_priv {
  461. struct iwl_rxon_context *ctx;
  462. u8 ibss_bssid_sta_id;
  463. };
  464. /* one for each uCode image (inst/data, boot/init/runtime) */
  465. struct fw_desc {
  466. void *v_addr; /* access by driver */
  467. dma_addr_t p_addr; /* access by card's busmaster DMA */
  468. u32 len; /* bytes */
  469. };
  470. /* v1/v2 uCode file layout */
  471. struct iwl_ucode_header {
  472. __le32 ver; /* major/minor/API/serial */
  473. union {
  474. struct {
  475. __le32 inst_size; /* bytes of runtime code */
  476. __le32 data_size; /* bytes of runtime data */
  477. __le32 init_size; /* bytes of init code */
  478. __le32 init_data_size; /* bytes of init data */
  479. __le32 boot_size; /* bytes of bootstrap code */
  480. u8 data[0]; /* in same order as sizes */
  481. } v1;
  482. struct {
  483. __le32 build; /* build number */
  484. __le32 inst_size; /* bytes of runtime code */
  485. __le32 data_size; /* bytes of runtime data */
  486. __le32 init_size; /* bytes of init code */
  487. __le32 init_data_size; /* bytes of init data */
  488. __le32 boot_size; /* bytes of bootstrap code */
  489. u8 data[0]; /* in same order as sizes */
  490. } v2;
  491. } u;
  492. };
  493. /*
  494. * new TLV uCode file layout
  495. *
  496. * The new TLV file format contains TLVs, that each specify
  497. * some piece of data. To facilitate "groups", for example
  498. * different instruction image with different capabilities,
  499. * bundled with the same init image, an alternative mechanism
  500. * is provided:
  501. * When the alternative field is 0, that means that the item
  502. * is always valid. When it is non-zero, then it is only
  503. * valid in conjunction with items of the same alternative,
  504. * in which case the driver (user) selects one alternative
  505. * to use.
  506. */
  507. enum iwl_ucode_tlv_type {
  508. IWL_UCODE_TLV_INVALID = 0, /* unused */
  509. IWL_UCODE_TLV_INST = 1,
  510. IWL_UCODE_TLV_DATA = 2,
  511. IWL_UCODE_TLV_INIT = 3,
  512. IWL_UCODE_TLV_INIT_DATA = 4,
  513. IWL_UCODE_TLV_BOOT = 5,
  514. IWL_UCODE_TLV_PROBE_MAX_LEN = 6, /* a u32 value */
  515. IWL_UCODE_TLV_PAN = 7,
  516. IWL_UCODE_TLV_RUNT_EVTLOG_PTR = 8,
  517. IWL_UCODE_TLV_RUNT_EVTLOG_SIZE = 9,
  518. IWL_UCODE_TLV_RUNT_ERRLOG_PTR = 10,
  519. IWL_UCODE_TLV_INIT_EVTLOG_PTR = 11,
  520. IWL_UCODE_TLV_INIT_EVTLOG_SIZE = 12,
  521. IWL_UCODE_TLV_INIT_ERRLOG_PTR = 13,
  522. IWL_UCODE_TLV_ENHANCE_SENS_TBL = 14,
  523. IWL_UCODE_TLV_PHY_CALIBRATION_SIZE = 15,
  524. };
  525. struct iwl_ucode_tlv {
  526. __le16 type; /* see above */
  527. __le16 alternative; /* see comment */
  528. __le32 length; /* not including type/length fields */
  529. u8 data[0];
  530. } __packed;
  531. #define IWL_TLV_UCODE_MAGIC 0x0a4c5749
  532. struct iwl_tlv_ucode_header {
  533. /*
  534. * The TLV style ucode header is distinguished from
  535. * the v1/v2 style header by first four bytes being
  536. * zero, as such is an invalid combination of
  537. * major/minor/API/serial versions.
  538. */
  539. __le32 zero;
  540. __le32 magic;
  541. u8 human_readable[64];
  542. __le32 ver; /* major/minor/API/serial */
  543. __le32 build;
  544. __le64 alternatives; /* bitmask of valid alternatives */
  545. /*
  546. * The data contained herein has a TLV layout,
  547. * see above for the TLV header and types.
  548. * Note that each TLV is padded to a length
  549. * that is a multiple of 4 for alignment.
  550. */
  551. u8 data[0];
  552. };
  553. struct iwl4965_ibss_seq {
  554. u8 mac[ETH_ALEN];
  555. u16 seq_num;
  556. u16 frag_num;
  557. unsigned long packet_time;
  558. struct list_head list;
  559. };
  560. struct iwl_sensitivity_ranges {
  561. u16 min_nrg_cck;
  562. u16 max_nrg_cck;
  563. u16 nrg_th_cck;
  564. u16 nrg_th_ofdm;
  565. u16 auto_corr_min_ofdm;
  566. u16 auto_corr_min_ofdm_mrc;
  567. u16 auto_corr_min_ofdm_x1;
  568. u16 auto_corr_min_ofdm_mrc_x1;
  569. u16 auto_corr_max_ofdm;
  570. u16 auto_corr_max_ofdm_mrc;
  571. u16 auto_corr_max_ofdm_x1;
  572. u16 auto_corr_max_ofdm_mrc_x1;
  573. u16 auto_corr_max_cck;
  574. u16 auto_corr_max_cck_mrc;
  575. u16 auto_corr_min_cck;
  576. u16 auto_corr_min_cck_mrc;
  577. u16 barker_corr_th_min;
  578. u16 barker_corr_th_min_mrc;
  579. u16 nrg_th_cca;
  580. };
  581. #define KELVIN_TO_CELSIUS(x) ((x)-273)
  582. #define CELSIUS_TO_KELVIN(x) ((x)+273)
  583. /**
  584. * struct iwl_hw_params
  585. * @max_txq_num: Max # Tx queues supported
  586. * @dma_chnl_num: Number of Tx DMA/FIFO channels
  587. * @scd_bc_tbls_size: size of scheduler byte count tables
  588. * @tfd_size: TFD size
  589. * @tx/rx_chains_num: Number of TX/RX chains
  590. * @valid_tx/rx_ant: usable antennas
  591. * @max_rxq_size: Max # Rx frames in Rx queue (must be power-of-2)
  592. * @max_rxq_log: Log-base-2 of max_rxq_size
  593. * @rx_page_order: Rx buffer page order
  594. * @rx_wrt_ptr_reg: FH{39}_RSCSR_CHNL0_WPTR
  595. * @max_stations:
  596. * @ht40_channel: is 40MHz width possible in band 2.4
  597. * BIT(IEEE80211_BAND_5GHZ) BIT(IEEE80211_BAND_5GHZ)
  598. * @sw_crypto: 0 for hw, 1 for sw
  599. * @max_xxx_size: for ucode uses
  600. * @ct_kill_threshold: temperature threshold
  601. * @beacon_time_tsf_bits: number of valid tsf bits for beacon time
  602. * @calib_init_cfg: setup initial calibrations for the hw
  603. * @calib_rt_cfg: setup runtime calibrations for the hw
  604. * @struct iwl_sensitivity_ranges: range of sensitivity values
  605. */
  606. struct iwl_hw_params {
  607. u8 max_txq_num;
  608. u8 dma_chnl_num;
  609. u16 scd_bc_tbls_size;
  610. u32 tfd_size;
  611. u8 tx_chains_num;
  612. u8 rx_chains_num;
  613. u8 valid_tx_ant;
  614. u8 valid_rx_ant;
  615. u16 max_rxq_size;
  616. u16 max_rxq_log;
  617. u32 rx_page_order;
  618. u32 rx_wrt_ptr_reg;
  619. u8 max_stations;
  620. u8 ht40_channel;
  621. u8 max_beacon_itrvl; /* in 1024 ms */
  622. u32 max_inst_size;
  623. u32 max_data_size;
  624. u32 max_bsm_size;
  625. u32 ct_kill_threshold; /* value in hw-dependent units */
  626. u32 ct_kill_exit_threshold; /* value in hw-dependent units */
  627. /* for 1000, 6000 series and up */
  628. u16 beacon_time_tsf_bits;
  629. u32 calib_init_cfg;
  630. u32 calib_rt_cfg;
  631. const struct iwl_sensitivity_ranges *sens;
  632. };
  633. /******************************************************************************
  634. *
  635. * Functions implemented in core module which are forward declared here
  636. * for use by iwl-[4-5].c
  637. *
  638. * NOTE: The implementation of these functions are not hardware specific
  639. * which is why they are in the core module files.
  640. *
  641. * Naming convention --
  642. * iwl_ <-- Is part of iwlwifi
  643. * iwlXXXX_ <-- Hardware specific (implemented in iwl-XXXX.c for XXXX)
  644. * iwl4965_bg_ <-- Called from work queue context
  645. * iwl4965_mac_ <-- mac80211 callback
  646. *
  647. ****************************************************************************/
  648. extern void iwl_update_chain_flags(struct iwl_priv *priv);
  649. extern const u8 iwl_bcast_addr[ETH_ALEN];
  650. extern int iwl_rxq_stop(struct iwl_priv *priv);
  651. extern void iwl_txq_ctx_stop(struct iwl_priv *priv);
  652. extern int iwl_queue_space(const struct iwl_queue *q);
  653. static inline int iwl_queue_used(const struct iwl_queue *q, int i)
  654. {
  655. return q->write_ptr >= q->read_ptr ?
  656. (i >= q->read_ptr && i < q->write_ptr) :
  657. !(i < q->read_ptr && i >= q->write_ptr);
  658. }
  659. static inline u8 get_cmd_index(struct iwl_queue *q, u32 index, int is_huge)
  660. {
  661. /*
  662. * This is for init calibration result and scan command which
  663. * required buffer > TFD_MAX_PAYLOAD_SIZE,
  664. * the big buffer at end of command array
  665. */
  666. if (is_huge)
  667. return q->n_window; /* must be power of 2 */
  668. /* Otherwise, use normal size buffers */
  669. return index & (q->n_window - 1);
  670. }
  671. struct iwl_dma_ptr {
  672. dma_addr_t dma;
  673. void *addr;
  674. size_t size;
  675. };
  676. #define IWL_OPERATION_MODE_AUTO 0
  677. #define IWL_OPERATION_MODE_HT_ONLY 1
  678. #define IWL_OPERATION_MODE_MIXED 2
  679. #define IWL_OPERATION_MODE_20MHZ 3
  680. #define IWL_TX_CRC_SIZE 4
  681. #define IWL_TX_DELIMITER_SIZE 4
  682. #define TX_POWER_IWL_ILLEGAL_VOLTAGE -10000
  683. /* Sensitivity and chain noise calibration */
  684. #define INITIALIZATION_VALUE 0xFFFF
  685. #define IWL4965_CAL_NUM_BEACONS 20
  686. #define IWL_CAL_NUM_BEACONS 16
  687. #define MAXIMUM_ALLOWED_PATHLOSS 15
  688. #define CHAIN_NOISE_MAX_DELTA_GAIN_CODE 3
  689. #define MAX_FA_OFDM 50
  690. #define MIN_FA_OFDM 5
  691. #define MAX_FA_CCK 50
  692. #define MIN_FA_CCK 5
  693. #define AUTO_CORR_STEP_OFDM 1
  694. #define AUTO_CORR_STEP_CCK 3
  695. #define AUTO_CORR_MAX_TH_CCK 160
  696. #define NRG_DIFF 2
  697. #define NRG_STEP_CCK 2
  698. #define NRG_MARGIN 8
  699. #define MAX_NUMBER_CCK_NO_FA 100
  700. #define AUTO_CORR_CCK_MIN_VAL_DEF (125)
  701. #define CHAIN_A 0
  702. #define CHAIN_B 1
  703. #define CHAIN_C 2
  704. #define CHAIN_NOISE_DELTA_GAIN_INIT_VAL 4
  705. #define ALL_BAND_FILTER 0xFF00
  706. #define IN_BAND_FILTER 0xFF
  707. #define MIN_AVERAGE_NOISE_MAX_VALUE 0xFFFFFFFF
  708. #define NRG_NUM_PREV_STAT_L 20
  709. #define NUM_RX_CHAINS 3
  710. enum iwl4965_false_alarm_state {
  711. IWL_FA_TOO_MANY = 0,
  712. IWL_FA_TOO_FEW = 1,
  713. IWL_FA_GOOD_RANGE = 2,
  714. };
  715. enum iwl4965_chain_noise_state {
  716. IWL_CHAIN_NOISE_ALIVE = 0, /* must be 0 */
  717. IWL_CHAIN_NOISE_ACCUMULATE,
  718. IWL_CHAIN_NOISE_CALIBRATED,
  719. IWL_CHAIN_NOISE_DONE,
  720. };
  721. enum iwl4965_calib_enabled_state {
  722. IWL_CALIB_DISABLED = 0, /* must be 0 */
  723. IWL_CALIB_ENABLED = 1,
  724. };
  725. /*
  726. * enum iwl_calib
  727. * defines the order in which results of initial calibrations
  728. * should be sent to the runtime uCode
  729. */
  730. enum iwl_calib {
  731. IWL_CALIB_XTAL,
  732. IWL_CALIB_DC,
  733. IWL_CALIB_LO,
  734. IWL_CALIB_TX_IQ,
  735. IWL_CALIB_TX_IQ_PERD,
  736. IWL_CALIB_BASE_BAND,
  737. IWL_CALIB_TEMP_OFFSET,
  738. IWL_CALIB_MAX
  739. };
  740. /* Opaque calibration results */
  741. struct iwl_calib_result {
  742. void *buf;
  743. size_t buf_len;
  744. };
  745. enum ucode_type {
  746. UCODE_NONE = 0,
  747. UCODE_INIT,
  748. UCODE_RT
  749. };
  750. /* Sensitivity calib data */
  751. struct iwl_sensitivity_data {
  752. u32 auto_corr_ofdm;
  753. u32 auto_corr_ofdm_mrc;
  754. u32 auto_corr_ofdm_x1;
  755. u32 auto_corr_ofdm_mrc_x1;
  756. u32 auto_corr_cck;
  757. u32 auto_corr_cck_mrc;
  758. u32 last_bad_plcp_cnt_ofdm;
  759. u32 last_fa_cnt_ofdm;
  760. u32 last_bad_plcp_cnt_cck;
  761. u32 last_fa_cnt_cck;
  762. u32 nrg_curr_state;
  763. u32 nrg_prev_state;
  764. u32 nrg_value[10];
  765. u8 nrg_silence_rssi[NRG_NUM_PREV_STAT_L];
  766. u32 nrg_silence_ref;
  767. u32 nrg_energy_idx;
  768. u32 nrg_silence_idx;
  769. u32 nrg_th_cck;
  770. s32 nrg_auto_corr_silence_diff;
  771. u32 num_in_cck_no_fa;
  772. u32 nrg_th_ofdm;
  773. u16 barker_corr_th_min;
  774. u16 barker_corr_th_min_mrc;
  775. u16 nrg_th_cca;
  776. };
  777. /* Chain noise (differential Rx gain) calib data */
  778. struct iwl_chain_noise_data {
  779. u32 active_chains;
  780. u32 chain_noise_a;
  781. u32 chain_noise_b;
  782. u32 chain_noise_c;
  783. u32 chain_signal_a;
  784. u32 chain_signal_b;
  785. u32 chain_signal_c;
  786. u16 beacon_count;
  787. u8 disconn_array[NUM_RX_CHAINS];
  788. u8 delta_gain_code[NUM_RX_CHAINS];
  789. u8 radio_write;
  790. u8 state;
  791. };
  792. #define EEPROM_SEM_TIMEOUT 10 /* milliseconds */
  793. #define EEPROM_SEM_RETRY_LIMIT 1000 /* number of attempts (not time) */
  794. #define IWL_TRAFFIC_ENTRIES (256)
  795. #define IWL_TRAFFIC_ENTRY_SIZE (64)
  796. enum {
  797. MEASUREMENT_READY = (1 << 0),
  798. MEASUREMENT_ACTIVE = (1 << 1),
  799. };
  800. enum iwl_nvm_type {
  801. NVM_DEVICE_TYPE_EEPROM = 0,
  802. NVM_DEVICE_TYPE_OTP,
  803. };
  804. /*
  805. * Two types of OTP memory access modes
  806. * IWL_OTP_ACCESS_ABSOLUTE - absolute address mode,
  807. * based on physical memory addressing
  808. * IWL_OTP_ACCESS_RELATIVE - relative address mode,
  809. * based on logical memory addressing
  810. */
  811. enum iwl_access_mode {
  812. IWL_OTP_ACCESS_ABSOLUTE,
  813. IWL_OTP_ACCESS_RELATIVE,
  814. };
  815. /**
  816. * enum iwl_pa_type - Power Amplifier type
  817. * @IWL_PA_SYSTEM: based on uCode configuration
  818. * @IWL_PA_INTERNAL: use Internal only
  819. */
  820. enum iwl_pa_type {
  821. IWL_PA_SYSTEM = 0,
  822. IWL_PA_INTERNAL = 1,
  823. };
  824. /* interrupt statistics */
  825. struct isr_statistics {
  826. u32 hw;
  827. u32 sw;
  828. u32 err_code;
  829. u32 sch;
  830. u32 alive;
  831. u32 rfkill;
  832. u32 ctkill;
  833. u32 wakeup;
  834. u32 rx;
  835. u32 rx_handlers[REPLY_MAX];
  836. u32 tx;
  837. u32 unhandled;
  838. };
  839. /* reply_tx_statistics (for _agn devices) */
  840. struct reply_tx_error_statistics {
  841. u32 pp_delay;
  842. u32 pp_few_bytes;
  843. u32 pp_bt_prio;
  844. u32 pp_quiet_period;
  845. u32 pp_calc_ttak;
  846. u32 int_crossed_retry;
  847. u32 short_limit;
  848. u32 long_limit;
  849. u32 fifo_underrun;
  850. u32 drain_flow;
  851. u32 rfkill_flush;
  852. u32 life_expire;
  853. u32 dest_ps;
  854. u32 host_abort;
  855. u32 bt_retry;
  856. u32 sta_invalid;
  857. u32 frag_drop;
  858. u32 tid_disable;
  859. u32 fifo_flush;
  860. u32 insuff_cf_poll;
  861. u32 fail_hw_drop;
  862. u32 sta_color_mismatch;
  863. u32 unknown;
  864. };
  865. /* reply_agg_tx_statistics (for _agn devices) */
  866. struct reply_agg_tx_error_statistics {
  867. u32 underrun;
  868. u32 bt_prio;
  869. u32 few_bytes;
  870. u32 abort;
  871. u32 last_sent_ttl;
  872. u32 last_sent_try;
  873. u32 last_sent_bt_kill;
  874. u32 scd_query;
  875. u32 bad_crc32;
  876. u32 response;
  877. u32 dump_tx;
  878. u32 delay_tx;
  879. u32 unknown;
  880. };
  881. /* management statistics */
  882. enum iwl_mgmt_stats {
  883. MANAGEMENT_ASSOC_REQ = 0,
  884. MANAGEMENT_ASSOC_RESP,
  885. MANAGEMENT_REASSOC_REQ,
  886. MANAGEMENT_REASSOC_RESP,
  887. MANAGEMENT_PROBE_REQ,
  888. MANAGEMENT_PROBE_RESP,
  889. MANAGEMENT_BEACON,
  890. MANAGEMENT_ATIM,
  891. MANAGEMENT_DISASSOC,
  892. MANAGEMENT_AUTH,
  893. MANAGEMENT_DEAUTH,
  894. MANAGEMENT_ACTION,
  895. MANAGEMENT_MAX,
  896. };
  897. /* control statistics */
  898. enum iwl_ctrl_stats {
  899. CONTROL_BACK_REQ = 0,
  900. CONTROL_BACK,
  901. CONTROL_PSPOLL,
  902. CONTROL_RTS,
  903. CONTROL_CTS,
  904. CONTROL_ACK,
  905. CONTROL_CFEND,
  906. CONTROL_CFENDACK,
  907. CONTROL_MAX,
  908. };
  909. struct traffic_stats {
  910. #ifdef CONFIG_IWLWIFI_DEBUGFS
  911. u32 mgmt[MANAGEMENT_MAX];
  912. u32 ctrl[CONTROL_MAX];
  913. u32 data_cnt;
  914. u64 data_bytes;
  915. #endif
  916. };
  917. /*
  918. * iwl_switch_rxon: "channel switch" structure
  919. *
  920. * @ switch_in_progress: channel switch in progress
  921. * @ channel: new channel
  922. */
  923. struct iwl_switch_rxon {
  924. bool switch_in_progress;
  925. __le16 channel;
  926. };
  927. /*
  928. * schedule the timer to wake up every UCODE_TRACE_PERIOD milliseconds
  929. * to perform continuous uCode event logging operation if enabled
  930. */
  931. #define UCODE_TRACE_PERIOD (100)
  932. /*
  933. * iwl_event_log: current uCode event log position
  934. *
  935. * @ucode_trace: enable/disable ucode continuous trace timer
  936. * @num_wraps: how many times the event buffer wraps
  937. * @next_entry: the entry just before the next one that uCode would fill
  938. * @non_wraps_count: counter for no wrap detected when dump ucode events
  939. * @wraps_once_count: counter for wrap once detected when dump ucode events
  940. * @wraps_more_count: counter for wrap more than once detected
  941. * when dump ucode events
  942. */
  943. struct iwl_event_log {
  944. bool ucode_trace;
  945. u32 num_wraps;
  946. u32 next_entry;
  947. int non_wraps_count;
  948. int wraps_once_count;
  949. int wraps_more_count;
  950. };
  951. /*
  952. * host interrupt timeout value
  953. * used with setting interrupt coalescing timer
  954. * the CSR_INT_COALESCING is an 8 bit register in 32-usec unit
  955. *
  956. * default interrupt coalescing timer is 64 x 32 = 2048 usecs
  957. * default interrupt coalescing calibration timer is 16 x 32 = 512 usecs
  958. */
  959. #define IWL_HOST_INT_TIMEOUT_MAX (0xFF)
  960. #define IWL_HOST_INT_TIMEOUT_DEF (0x40)
  961. #define IWL_HOST_INT_TIMEOUT_MIN (0x0)
  962. #define IWL_HOST_INT_CALIB_TIMEOUT_MAX (0xFF)
  963. #define IWL_HOST_INT_CALIB_TIMEOUT_DEF (0x10)
  964. #define IWL_HOST_INT_CALIB_TIMEOUT_MIN (0x0)
  965. /*
  966. * This is the threshold value of plcp error rate per 100mSecs. It is
  967. * used to set and check for the validity of plcp_delta.
  968. */
  969. #define IWL_MAX_PLCP_ERR_THRESHOLD_MIN (1)
  970. #define IWL_MAX_PLCP_ERR_THRESHOLD_DEF (50)
  971. #define IWL_MAX_PLCP_ERR_LONG_THRESHOLD_DEF (100)
  972. #define IWL_MAX_PLCP_ERR_EXT_LONG_THRESHOLD_DEF (200)
  973. #define IWL_MAX_PLCP_ERR_THRESHOLD_MAX (255)
  974. #define IWL_MAX_PLCP_ERR_THRESHOLD_DISABLE (0)
  975. #define IWL_DELAY_NEXT_FORCE_RF_RESET (HZ*3)
  976. #define IWL_DELAY_NEXT_FORCE_FW_RELOAD (HZ*5)
  977. /* TX queue watchdog timeouts in mSecs */
  978. #define IWL_DEF_WD_TIMEOUT (2000)
  979. #define IWL_LONG_WD_TIMEOUT (10000)
  980. #define IWL_MAX_WD_TIMEOUT (120000)
  981. /* BT Antenna Coupling Threshold (dB) */
  982. #define IWL_BT_ANTENNA_COUPLING_THRESHOLD (35)
  983. /* Firmware reload counter and Timestamp */
  984. #define IWL_MIN_RELOAD_DURATION 1000 /* 1000 ms */
  985. #define IWL_MAX_CONTINUE_RELOAD_CNT 4
  986. enum iwl_reset {
  987. IWL_RF_RESET = 0,
  988. IWL_FW_RESET,
  989. IWL_MAX_FORCE_RESET,
  990. };
  991. struct iwl_force_reset {
  992. int reset_request_count;
  993. int reset_success_count;
  994. int reset_reject_count;
  995. unsigned long reset_duration;
  996. unsigned long last_force_reset_jiffies;
  997. };
  998. /* extend beacon time format bit shifting */
  999. /*
  1000. * for _3945 devices
  1001. * bits 31:24 - extended
  1002. * bits 23:0 - interval
  1003. */
  1004. #define IWL3945_EXT_BEACON_TIME_POS 24
  1005. /*
  1006. * for _agn devices
  1007. * bits 31:22 - extended
  1008. * bits 21:0 - interval
  1009. */
  1010. #define IWLAGN_EXT_BEACON_TIME_POS 22
  1011. /**
  1012. * struct iwl_notification_wait - notification wait entry
  1013. * @list: list head for global list
  1014. * @fn: function called with the notification
  1015. * @cmd: command ID
  1016. *
  1017. * This structure is not used directly, to wait for a
  1018. * notification declare it on the stack, and call
  1019. * iwlagn_init_notification_wait() with appropriate
  1020. * parameters. Then do whatever will cause the ucode
  1021. * to notify the driver, and to wait for that then
  1022. * call iwlagn_wait_notification().
  1023. *
  1024. * Each notification is one-shot. If at some point we
  1025. * need to support multi-shot notifications (which
  1026. * can't be allocated on the stack) we need to modify
  1027. * the code for them.
  1028. */
  1029. struct iwl_notification_wait {
  1030. struct list_head list;
  1031. void (*fn)(struct iwl_priv *priv, struct iwl_rx_packet *pkt);
  1032. u8 cmd;
  1033. bool triggered;
  1034. };
  1035. enum iwl_rxon_context_id {
  1036. IWL_RXON_CTX_BSS,
  1037. IWL_RXON_CTX_PAN,
  1038. NUM_IWL_RXON_CTX
  1039. };
  1040. struct iwl_rxon_context {
  1041. struct ieee80211_vif *vif;
  1042. const u8 *ac_to_fifo;
  1043. const u8 *ac_to_queue;
  1044. u8 mcast_queue;
  1045. /*
  1046. * We could use the vif to indicate active, but we
  1047. * also need it to be active during disabling when
  1048. * we already removed the vif for type setting.
  1049. */
  1050. bool always_active, is_active;
  1051. bool ht_need_multiple_chains;
  1052. enum iwl_rxon_context_id ctxid;
  1053. u32 interface_modes, exclusive_interface_modes;
  1054. u8 unused_devtype, ap_devtype, ibss_devtype, station_devtype;
  1055. /*
  1056. * We declare this const so it can only be
  1057. * changed via explicit cast within the
  1058. * routines that actually update the physical
  1059. * hardware.
  1060. */
  1061. const struct iwl_rxon_cmd active;
  1062. struct iwl_rxon_cmd staging;
  1063. struct iwl_rxon_time_cmd timing;
  1064. struct iwl_qos_info qos_data;
  1065. u8 bcast_sta_id, ap_sta_id;
  1066. u8 rxon_cmd, rxon_assoc_cmd, rxon_timing_cmd;
  1067. u8 qos_cmd;
  1068. u8 wep_key_cmd;
  1069. struct iwl_wep_key wep_keys[WEP_KEYS_MAX];
  1070. u8 key_mapping_keys;
  1071. __le32 station_flags;
  1072. struct {
  1073. bool non_gf_sta_present;
  1074. u8 protection;
  1075. bool enabled, is_40mhz;
  1076. u8 extension_chan_offset;
  1077. } ht;
  1078. };
  1079. enum iwl_scan_type {
  1080. IWL_SCAN_NORMAL,
  1081. IWL_SCAN_RADIO_RESET,
  1082. IWL_SCAN_OFFCH_TX,
  1083. };
  1084. struct iwl_priv {
  1085. /* ieee device used by generic ieee processing code */
  1086. struct ieee80211_hw *hw;
  1087. struct ieee80211_channel *ieee_channels;
  1088. struct ieee80211_rate *ieee_rates;
  1089. struct iwl_cfg *cfg;
  1090. /* temporary frame storage list */
  1091. struct list_head free_frames;
  1092. int frames_count;
  1093. enum ieee80211_band band;
  1094. int alloc_rxb_page;
  1095. void (*rx_handlers[REPLY_MAX])(struct iwl_priv *priv,
  1096. struct iwl_rx_mem_buffer *rxb);
  1097. struct ieee80211_supported_band bands[IEEE80211_NUM_BANDS];
  1098. /* spectrum measurement report caching */
  1099. struct iwl_spectrum_notification measure_report;
  1100. u8 measurement_status;
  1101. /* ucode beacon time */
  1102. u32 ucode_beacon_time;
  1103. int missed_beacon_threshold;
  1104. /* track IBSS manager (last beacon) status */
  1105. u32 ibss_manager;
  1106. /* jiffies when last recovery from statistics was performed */
  1107. unsigned long rx_statistics_jiffies;
  1108. /* force reset */
  1109. struct iwl_force_reset force_reset[IWL_MAX_FORCE_RESET];
  1110. /* firmware reload counter and timestamp */
  1111. unsigned long reload_jiffies;
  1112. int reload_count;
  1113. /* we allocate array of iwl_channel_info for NIC's valid channels.
  1114. * Access via channel # using indirect index array */
  1115. struct iwl_channel_info *channel_info; /* channel info array */
  1116. u8 channel_count; /* # of channels */
  1117. /* thermal calibration */
  1118. s32 temperature; /* degrees Kelvin */
  1119. s32 last_temperature;
  1120. /* init calibration results */
  1121. struct iwl_calib_result calib_results[IWL_CALIB_MAX];
  1122. /* Scan related variables */
  1123. unsigned long scan_start;
  1124. unsigned long scan_start_tsf;
  1125. void *scan_cmd;
  1126. enum ieee80211_band scan_band;
  1127. struct cfg80211_scan_request *scan_request;
  1128. struct ieee80211_vif *scan_vif;
  1129. enum iwl_scan_type scan_type;
  1130. u8 scan_tx_ant[IEEE80211_NUM_BANDS];
  1131. u8 mgmt_tx_ant;
  1132. /* spinlock */
  1133. spinlock_t lock; /* protect general shared data */
  1134. spinlock_t hcmd_lock; /* protect hcmd */
  1135. spinlock_t reg_lock; /* protect hw register access */
  1136. struct mutex mutex;
  1137. struct mutex sync_cmd_mutex; /* enable serialization of sync commands */
  1138. /* basic pci-network driver stuff */
  1139. struct pci_dev *pci_dev;
  1140. /* pci hardware address support */
  1141. void __iomem *hw_base;
  1142. u32 hw_rev;
  1143. u32 hw_wa_rev;
  1144. u8 rev_id;
  1145. /* microcode/device supports multiple contexts */
  1146. u8 valid_contexts;
  1147. /* command queue number */
  1148. u8 cmd_queue;
  1149. /* max number of station keys */
  1150. u8 sta_key_max_num;
  1151. /* EEPROM MAC addresses */
  1152. struct mac_address addresses[2];
  1153. /* uCode images, save to reload in case of failure */
  1154. int fw_index; /* firmware we're trying to load */
  1155. u32 ucode_ver; /* version of ucode, copy of
  1156. iwl_ucode.ver */
  1157. struct fw_desc ucode_code; /* runtime inst */
  1158. struct fw_desc ucode_data; /* runtime data original */
  1159. struct fw_desc ucode_data_backup; /* runtime data save/restore */
  1160. struct fw_desc ucode_init; /* initialization inst */
  1161. struct fw_desc ucode_init_data; /* initialization data */
  1162. struct fw_desc ucode_boot; /* bootstrap inst */
  1163. enum ucode_type ucode_type;
  1164. u8 ucode_write_complete; /* the image write is complete */
  1165. char firmware_name[25];
  1166. struct iwl_rxon_context contexts[NUM_IWL_RXON_CTX];
  1167. struct iwl_switch_rxon switch_rxon;
  1168. /* 1st responses from initialize and runtime uCode images.
  1169. * _agn's initialize alive response contains some calibration data. */
  1170. struct iwl_init_alive_resp card_alive_init;
  1171. struct iwl_alive_resp card_alive;
  1172. u16 active_rate;
  1173. u8 start_calib;
  1174. struct iwl_sensitivity_data sensitivity_data;
  1175. struct iwl_chain_noise_data chain_noise_data;
  1176. bool enhance_sensitivity_table;
  1177. __le16 sensitivity_tbl[HD_TABLE_SIZE];
  1178. __le16 enhance_sensitivity_tbl[ENHANCE_HD_TABLE_ENTRIES];
  1179. struct iwl_ht_config current_ht_config;
  1180. /* Rate scaling data */
  1181. u8 retry_rate;
  1182. wait_queue_head_t wait_command_queue;
  1183. int activity_timer_active;
  1184. /* Rx and Tx DMA processing queues */
  1185. struct iwl_rx_queue rxq;
  1186. struct iwl_tx_queue *txq;
  1187. unsigned long txq_ctx_active_msk;
  1188. struct iwl_dma_ptr kw; /* keep warm address */
  1189. struct iwl_dma_ptr scd_bc_tbls;
  1190. u32 scd_base_addr; /* scheduler sram base address */
  1191. unsigned long status;
  1192. /* counts mgmt, ctl, and data packets */
  1193. struct traffic_stats tx_stats;
  1194. struct traffic_stats rx_stats;
  1195. /* counts interrupts */
  1196. struct isr_statistics isr_stats;
  1197. struct iwl_power_mgr power_data;
  1198. struct iwl_tt_mgmt thermal_throttle;
  1199. /* context information */
  1200. u8 bssid[ETH_ALEN]; /* used only on 3945 but filled by core */
  1201. /* station table variables */
  1202. /* Note: if lock and sta_lock are needed, lock must be acquired first */
  1203. spinlock_t sta_lock;
  1204. int num_stations;
  1205. struct iwl_station_entry stations[IWL_STATION_COUNT];
  1206. unsigned long ucode_key_table;
  1207. /* queue refcounts */
  1208. #define IWL_MAX_HW_QUEUES 32
  1209. unsigned long queue_stopped[BITS_TO_LONGS(IWL_MAX_HW_QUEUES)];
  1210. /* for each AC */
  1211. atomic_t queue_stop_count[4];
  1212. /* Indication if ieee80211_ops->open has been called */
  1213. u8 is_open;
  1214. u8 mac80211_registered;
  1215. /* eeprom -- this is in the card's little endian byte order */
  1216. u8 *eeprom;
  1217. int nvm_device_type;
  1218. struct iwl_eeprom_calib_info *calib_info;
  1219. enum nl80211_iftype iw_mode;
  1220. /* Last Rx'd beacon timestamp */
  1221. u64 timestamp;
  1222. union {
  1223. #if defined(CONFIG_IWL3945) || defined(CONFIG_IWL3945_MODULE)
  1224. struct {
  1225. void *shared_virt;
  1226. dma_addr_t shared_phys;
  1227. struct delayed_work thermal_periodic;
  1228. struct delayed_work rfkill_poll;
  1229. struct iwl3945_notif_statistics statistics;
  1230. #ifdef CONFIG_IWLWIFI_DEBUGFS
  1231. struct iwl3945_notif_statistics accum_statistics;
  1232. struct iwl3945_notif_statistics delta_statistics;
  1233. struct iwl3945_notif_statistics max_delta;
  1234. #endif
  1235. u32 sta_supp_rates;
  1236. int last_rx_rssi; /* From Rx packet statistics */
  1237. /* Rx'd packet timing information */
  1238. u32 last_beacon_time;
  1239. u64 last_tsf;
  1240. /*
  1241. * each calibration channel group in the
  1242. * EEPROM has a derived clip setting for
  1243. * each rate.
  1244. */
  1245. const struct iwl3945_clip_group clip_groups[5];
  1246. } _3945;
  1247. #endif
  1248. #if defined(CONFIG_IWLAGN) || defined(CONFIG_IWLAGN_MODULE)
  1249. struct {
  1250. /* INT ICT Table */
  1251. __le32 *ict_tbl;
  1252. void *ict_tbl_vir;
  1253. dma_addr_t ict_tbl_dma;
  1254. dma_addr_t aligned_ict_tbl_dma;
  1255. int ict_index;
  1256. u32 inta;
  1257. bool use_ict;
  1258. /*
  1259. * reporting the number of tids has AGG on. 0 means
  1260. * no AGGREGATION
  1261. */
  1262. u8 agg_tids_count;
  1263. struct iwl_rx_phy_res last_phy_res;
  1264. bool last_phy_res_valid;
  1265. struct completion firmware_loading_complete;
  1266. u32 init_evtlog_ptr, init_evtlog_size, init_errlog_ptr;
  1267. u32 inst_evtlog_ptr, inst_evtlog_size, inst_errlog_ptr;
  1268. /*
  1269. * chain noise reset and gain commands are the
  1270. * two extra calibration commands follows the standard
  1271. * phy calibration commands
  1272. */
  1273. u8 phy_calib_chain_noise_reset_cmd;
  1274. u8 phy_calib_chain_noise_gain_cmd;
  1275. struct iwl_notif_statistics statistics;
  1276. struct iwl_bt_notif_statistics statistics_bt;
  1277. /* counts reply_tx error */
  1278. struct reply_tx_error_statistics reply_tx_stats;
  1279. struct reply_agg_tx_error_statistics reply_agg_tx_stats;
  1280. #ifdef CONFIG_IWLWIFI_DEBUGFS
  1281. struct iwl_notif_statistics accum_statistics;
  1282. struct iwl_notif_statistics delta_statistics;
  1283. struct iwl_notif_statistics max_delta;
  1284. struct iwl_bt_notif_statistics accum_statistics_bt;
  1285. struct iwl_bt_notif_statistics delta_statistics_bt;
  1286. struct iwl_bt_notif_statistics max_delta_bt;
  1287. #endif
  1288. /* notification wait support */
  1289. struct list_head notif_waits;
  1290. spinlock_t notif_wait_lock;
  1291. wait_queue_head_t notif_waitq;
  1292. /* remain-on-channel offload support */
  1293. struct ieee80211_channel *hw_roc_channel;
  1294. struct delayed_work hw_roc_work;
  1295. enum nl80211_channel_type hw_roc_chantype;
  1296. int hw_roc_duration;
  1297. struct sk_buff *offchan_tx_skb;
  1298. int offchan_tx_timeout;
  1299. struct ieee80211_channel *offchan_tx_chan;
  1300. } _agn;
  1301. #endif
  1302. };
  1303. /* bt coex */
  1304. u8 bt_enable_flag;
  1305. u8 bt_status;
  1306. u8 bt_traffic_load, last_bt_traffic_load;
  1307. bool bt_ch_announce;
  1308. bool bt_full_concurrent;
  1309. bool bt_ant_couple_ok;
  1310. __le32 kill_ack_mask;
  1311. __le32 kill_cts_mask;
  1312. __le16 bt_valid;
  1313. u16 bt_on_thresh;
  1314. u16 bt_duration;
  1315. u16 dynamic_frag_thresh;
  1316. u8 bt_ci_compliance;
  1317. struct work_struct bt_traffic_change_work;
  1318. struct iwl_hw_params hw_params;
  1319. u32 inta_mask;
  1320. struct workqueue_struct *workqueue;
  1321. struct work_struct restart;
  1322. struct work_struct scan_completed;
  1323. struct work_struct rx_replenish;
  1324. struct work_struct abort_scan;
  1325. struct work_struct beacon_update;
  1326. struct iwl_rxon_context *beacon_ctx;
  1327. struct sk_buff *beacon_skb;
  1328. struct work_struct tt_work;
  1329. struct work_struct ct_enter;
  1330. struct work_struct ct_exit;
  1331. struct work_struct start_internal_scan;
  1332. struct work_struct tx_flush;
  1333. struct work_struct bt_full_concurrency;
  1334. struct work_struct bt_runtime_config;
  1335. struct tasklet_struct irq_tasklet;
  1336. struct delayed_work init_alive_start;
  1337. struct delayed_work alive_start;
  1338. struct delayed_work scan_check;
  1339. /* TX Power */
  1340. s8 tx_power_user_lmt;
  1341. s8 tx_power_device_lmt;
  1342. s8 tx_power_lmt_in_half_dbm; /* max tx power in half-dBm format */
  1343. s8 tx_power_next;
  1344. #ifdef CONFIG_IWLWIFI_DEBUG
  1345. /* debugging info */
  1346. u32 debug_level; /* per device debugging will override global
  1347. iwl_debug_level if set */
  1348. #endif /* CONFIG_IWLWIFI_DEBUG */
  1349. #ifdef CONFIG_IWLWIFI_DEBUGFS
  1350. /* debugfs */
  1351. u16 tx_traffic_idx;
  1352. u16 rx_traffic_idx;
  1353. u8 *tx_traffic;
  1354. u8 *rx_traffic;
  1355. struct dentry *debugfs_dir;
  1356. u32 dbgfs_sram_offset, dbgfs_sram_len;
  1357. bool disable_ht40;
  1358. #endif /* CONFIG_IWLWIFI_DEBUGFS */
  1359. struct work_struct txpower_work;
  1360. u32 disable_sens_cal;
  1361. u32 disable_chain_noise_cal;
  1362. u32 disable_tx_power_cal;
  1363. struct work_struct run_time_calib_work;
  1364. struct timer_list statistics_periodic;
  1365. struct timer_list ucode_trace;
  1366. struct timer_list watchdog;
  1367. bool hw_ready;
  1368. struct iwl_event_log event_log;
  1369. struct led_classdev led;
  1370. unsigned long blink_on, blink_off;
  1371. bool led_registered;
  1372. }; /*iwl_priv */
  1373. static inline void iwl_txq_ctx_activate(struct iwl_priv *priv, int txq_id)
  1374. {
  1375. set_bit(txq_id, &priv->txq_ctx_active_msk);
  1376. }
  1377. static inline void iwl_txq_ctx_deactivate(struct iwl_priv *priv, int txq_id)
  1378. {
  1379. clear_bit(txq_id, &priv->txq_ctx_active_msk);
  1380. }
  1381. #ifdef CONFIG_IWLWIFI_DEBUG
  1382. /*
  1383. * iwl_get_debug_level: Return active debug level for device
  1384. *
  1385. * Using sysfs it is possible to set per device debug level. This debug
  1386. * level will be used if set, otherwise the global debug level which can be
  1387. * set via module parameter is used.
  1388. */
  1389. static inline u32 iwl_get_debug_level(struct iwl_priv *priv)
  1390. {
  1391. if (priv->debug_level)
  1392. return priv->debug_level;
  1393. else
  1394. return iwl_debug_level;
  1395. }
  1396. #else
  1397. static inline u32 iwl_get_debug_level(struct iwl_priv *priv)
  1398. {
  1399. return iwl_debug_level;
  1400. }
  1401. #endif
  1402. static inline struct ieee80211_hdr *iwl_tx_queue_get_hdr(struct iwl_priv *priv,
  1403. int txq_id, int idx)
  1404. {
  1405. if (priv->txq[txq_id].txb[idx].skb)
  1406. return (struct ieee80211_hdr *)priv->txq[txq_id].
  1407. txb[idx].skb->data;
  1408. return NULL;
  1409. }
  1410. static inline struct iwl_rxon_context *
  1411. iwl_rxon_ctx_from_vif(struct ieee80211_vif *vif)
  1412. {
  1413. struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv;
  1414. return vif_priv->ctx;
  1415. }
  1416. #define for_each_context(priv, ctx) \
  1417. for (ctx = &priv->contexts[IWL_RXON_CTX_BSS]; \
  1418. ctx < &priv->contexts[NUM_IWL_RXON_CTX]; ctx++) \
  1419. if (priv->valid_contexts & BIT(ctx->ctxid))
  1420. static inline int iwl_is_associated(struct iwl_priv *priv,
  1421. enum iwl_rxon_context_id ctxid)
  1422. {
  1423. return (priv->contexts[ctxid].active.filter_flags &
  1424. RXON_FILTER_ASSOC_MSK) ? 1 : 0;
  1425. }
  1426. static inline int iwl_is_any_associated(struct iwl_priv *priv)
  1427. {
  1428. return iwl_is_associated(priv, IWL_RXON_CTX_BSS);
  1429. }
  1430. static inline int iwl_is_associated_ctx(struct iwl_rxon_context *ctx)
  1431. {
  1432. return (ctx->active.filter_flags & RXON_FILTER_ASSOC_MSK) ? 1 : 0;
  1433. }
  1434. static inline int is_channel_valid(const struct iwl_channel_info *ch_info)
  1435. {
  1436. if (ch_info == NULL)
  1437. return 0;
  1438. return (ch_info->flags & EEPROM_CHANNEL_VALID) ? 1 : 0;
  1439. }
  1440. static inline int is_channel_radar(const struct iwl_channel_info *ch_info)
  1441. {
  1442. return (ch_info->flags & EEPROM_CHANNEL_RADAR) ? 1 : 0;
  1443. }
  1444. static inline u8 is_channel_a_band(const struct iwl_channel_info *ch_info)
  1445. {
  1446. return ch_info->band == IEEE80211_BAND_5GHZ;
  1447. }
  1448. static inline u8 is_channel_bg_band(const struct iwl_channel_info *ch_info)
  1449. {
  1450. return ch_info->band == IEEE80211_BAND_2GHZ;
  1451. }
  1452. static inline int is_channel_passive(const struct iwl_channel_info *ch)
  1453. {
  1454. return (!(ch->flags & EEPROM_CHANNEL_ACTIVE)) ? 1 : 0;
  1455. }
  1456. static inline int is_channel_ibss(const struct iwl_channel_info *ch)
  1457. {
  1458. return ((ch->flags & EEPROM_CHANNEL_IBSS)) ? 1 : 0;
  1459. }
  1460. static inline void __iwl_free_pages(struct iwl_priv *priv, struct page *page)
  1461. {
  1462. __free_pages(page, priv->hw_params.rx_page_order);
  1463. priv->alloc_rxb_page--;
  1464. }
  1465. static inline void iwl_free_pages(struct iwl_priv *priv, unsigned long page)
  1466. {
  1467. free_pages(page, priv->hw_params.rx_page_order);
  1468. priv->alloc_rxb_page--;
  1469. }
  1470. #endif /* __iwl_dev_h__ */