ehci-q.c 36 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307
  1. /*
  2. * Copyright (C) 2001-2004 by David Brownell
  3. *
  4. * This program is free software; you can redistribute it and/or modify it
  5. * under the terms of the GNU General Public License as published by the
  6. * Free Software Foundation; either version 2 of the License, or (at your
  7. * option) any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful, but
  10. * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
  11. * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
  12. * for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program; if not, write to the Free Software Foundation,
  16. * Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  17. */
  18. /* this file is part of ehci-hcd.c */
  19. /*-------------------------------------------------------------------------*/
  20. /*
  21. * EHCI hardware queue manipulation ... the core. QH/QTD manipulation.
  22. *
  23. * Control, bulk, and interrupt traffic all use "qh" lists. They list "qtd"
  24. * entries describing USB transactions, max 16-20kB/entry (with 4kB-aligned
  25. * buffers needed for the larger number). We use one QH per endpoint, queue
  26. * multiple urbs (all three types) per endpoint. URBs may need several qtds.
  27. *
  28. * ISO traffic uses "ISO TD" (itd, and sitd) records, and (along with
  29. * interrupts) needs careful scheduling. Performance improvements can be
  30. * an ongoing challenge. That's in "ehci-sched.c".
  31. *
  32. * USB 1.1 devices are handled (a) by "companion" OHCI or UHCI root hubs,
  33. * or otherwise through transaction translators (TTs) in USB 2.0 hubs using
  34. * (b) special fields in qh entries or (c) split iso entries. TTs will
  35. * buffer low/full speed data so the host collects it at high speed.
  36. */
  37. /*-------------------------------------------------------------------------*/
  38. /* fill a qtd, returning how much of the buffer we were able to queue up */
  39. static int
  40. qtd_fill(struct ehci_hcd *ehci, struct ehci_qtd *qtd, dma_addr_t buf,
  41. size_t len, int token, int maxpacket)
  42. {
  43. int i, count;
  44. u64 addr = buf;
  45. /* one buffer entry per 4K ... first might be short or unaligned */
  46. qtd->hw_buf[0] = cpu_to_hc32(ehci, (u32)addr);
  47. qtd->hw_buf_hi[0] = cpu_to_hc32(ehci, (u32)(addr >> 32));
  48. count = 0x1000 - (buf & 0x0fff); /* rest of that page */
  49. if (likely (len < count)) /* ... iff needed */
  50. count = len;
  51. else {
  52. buf += 0x1000;
  53. buf &= ~0x0fff;
  54. /* per-qtd limit: from 16K to 20K (best alignment) */
  55. for (i = 1; count < len && i < 5; i++) {
  56. addr = buf;
  57. qtd->hw_buf[i] = cpu_to_hc32(ehci, (u32)addr);
  58. qtd->hw_buf_hi[i] = cpu_to_hc32(ehci,
  59. (u32)(addr >> 32));
  60. buf += 0x1000;
  61. if ((count + 0x1000) < len)
  62. count += 0x1000;
  63. else
  64. count = len;
  65. }
  66. /* short packets may only terminate transfers */
  67. if (count != len)
  68. count -= (count % maxpacket);
  69. }
  70. qtd->hw_token = cpu_to_hc32(ehci, (count << 16) | token);
  71. qtd->length = count;
  72. return count;
  73. }
  74. /*-------------------------------------------------------------------------*/
  75. static inline void
  76. qh_update (struct ehci_hcd *ehci, struct ehci_qh *qh, struct ehci_qtd *qtd)
  77. {
  78. struct ehci_qh_hw *hw = qh->hw;
  79. /* writes to an active overlay are unsafe */
  80. BUG_ON(qh->qh_state != QH_STATE_IDLE);
  81. hw->hw_qtd_next = QTD_NEXT(ehci, qtd->qtd_dma);
  82. hw->hw_alt_next = EHCI_LIST_END(ehci);
  83. /* Except for control endpoints, we make hardware maintain data
  84. * toggle (like OHCI) ... here (re)initialize the toggle in the QH,
  85. * and set the pseudo-toggle in udev. Only usb_clear_halt() will
  86. * ever clear it.
  87. */
  88. if (!(hw->hw_info1 & cpu_to_hc32(ehci, 1 << 14))) {
  89. unsigned is_out, epnum;
  90. is_out = qh->is_out;
  91. epnum = (hc32_to_cpup(ehci, &hw->hw_info1) >> 8) & 0x0f;
  92. if (unlikely (!usb_gettoggle (qh->dev, epnum, is_out))) {
  93. hw->hw_token &= ~cpu_to_hc32(ehci, QTD_TOGGLE);
  94. usb_settoggle (qh->dev, epnum, is_out, 1);
  95. }
  96. }
  97. hw->hw_token &= cpu_to_hc32(ehci, QTD_TOGGLE | QTD_STS_PING);
  98. }
  99. /* if it weren't for a common silicon quirk (writing the dummy into the qh
  100. * overlay, so qh->hw_token wrongly becomes inactive/halted), only fault
  101. * recovery (including urb dequeue) would need software changes to a QH...
  102. */
  103. static void
  104. qh_refresh (struct ehci_hcd *ehci, struct ehci_qh *qh)
  105. {
  106. struct ehci_qtd *qtd;
  107. if (list_empty (&qh->qtd_list))
  108. qtd = qh->dummy;
  109. else {
  110. qtd = list_entry (qh->qtd_list.next,
  111. struct ehci_qtd, qtd_list);
  112. /* first qtd may already be partially processed */
  113. if (cpu_to_hc32(ehci, qtd->qtd_dma) == qh->hw->hw_current)
  114. qtd = NULL;
  115. }
  116. if (qtd)
  117. qh_update (ehci, qh, qtd);
  118. }
  119. /*-------------------------------------------------------------------------*/
  120. static void qh_link_async(struct ehci_hcd *ehci, struct ehci_qh *qh);
  121. static void ehci_clear_tt_buffer_complete(struct usb_hcd *hcd,
  122. struct usb_host_endpoint *ep)
  123. {
  124. struct ehci_hcd *ehci = hcd_to_ehci(hcd);
  125. struct ehci_qh *qh = ep->hcpriv;
  126. unsigned long flags;
  127. spin_lock_irqsave(&ehci->lock, flags);
  128. qh->clearing_tt = 0;
  129. if (qh->qh_state == QH_STATE_IDLE && !list_empty(&qh->qtd_list)
  130. && ehci->rh_state == EHCI_RH_RUNNING)
  131. qh_link_async(ehci, qh);
  132. spin_unlock_irqrestore(&ehci->lock, flags);
  133. }
  134. static void ehci_clear_tt_buffer(struct ehci_hcd *ehci, struct ehci_qh *qh,
  135. struct urb *urb, u32 token)
  136. {
  137. /* If an async split transaction gets an error or is unlinked,
  138. * the TT buffer may be left in an indeterminate state. We
  139. * have to clear the TT buffer.
  140. *
  141. * Note: this routine is never called for Isochronous transfers.
  142. */
  143. if (urb->dev->tt && !usb_pipeint(urb->pipe) && !qh->clearing_tt) {
  144. #ifdef DEBUG
  145. struct usb_device *tt = urb->dev->tt->hub;
  146. dev_dbg(&tt->dev,
  147. "clear tt buffer port %d, a%d ep%d t%08x\n",
  148. urb->dev->ttport, urb->dev->devnum,
  149. usb_pipeendpoint(urb->pipe), token);
  150. #endif /* DEBUG */
  151. if (!ehci_is_TDI(ehci)
  152. || urb->dev->tt->hub !=
  153. ehci_to_hcd(ehci)->self.root_hub) {
  154. if (usb_hub_clear_tt_buffer(urb) == 0)
  155. qh->clearing_tt = 1;
  156. } else {
  157. /* REVISIT ARC-derived cores don't clear the root
  158. * hub TT buffer in this way...
  159. */
  160. }
  161. }
  162. }
  163. static int qtd_copy_status (
  164. struct ehci_hcd *ehci,
  165. struct urb *urb,
  166. size_t length,
  167. u32 token
  168. )
  169. {
  170. int status = -EINPROGRESS;
  171. /* count IN/OUT bytes, not SETUP (even short packets) */
  172. if (likely (QTD_PID (token) != 2))
  173. urb->actual_length += length - QTD_LENGTH (token);
  174. /* don't modify error codes */
  175. if (unlikely(urb->unlinked))
  176. return status;
  177. /* force cleanup after short read; not always an error */
  178. if (unlikely (IS_SHORT_READ (token)))
  179. status = -EREMOTEIO;
  180. /* serious "can't proceed" faults reported by the hardware */
  181. if (token & QTD_STS_HALT) {
  182. if (token & QTD_STS_BABBLE) {
  183. /* FIXME "must" disable babbling device's port too */
  184. status = -EOVERFLOW;
  185. /* CERR nonzero + halt --> stall */
  186. } else if (QTD_CERR(token)) {
  187. status = -EPIPE;
  188. /* In theory, more than one of the following bits can be set
  189. * since they are sticky and the transaction is retried.
  190. * Which to test first is rather arbitrary.
  191. */
  192. } else if (token & QTD_STS_MMF) {
  193. /* fs/ls interrupt xfer missed the complete-split */
  194. status = -EPROTO;
  195. } else if (token & QTD_STS_DBE) {
  196. status = (QTD_PID (token) == 1) /* IN ? */
  197. ? -ENOSR /* hc couldn't read data */
  198. : -ECOMM; /* hc couldn't write data */
  199. } else if (token & QTD_STS_XACT) {
  200. /* timeout, bad CRC, wrong PID, etc */
  201. ehci_dbg(ehci, "devpath %s ep%d%s 3strikes\n",
  202. urb->dev->devpath,
  203. usb_pipeendpoint(urb->pipe),
  204. usb_pipein(urb->pipe) ? "in" : "out");
  205. status = -EPROTO;
  206. } else { /* unknown */
  207. status = -EPROTO;
  208. }
  209. ehci_vdbg (ehci,
  210. "dev%d ep%d%s qtd token %08x --> status %d\n",
  211. usb_pipedevice (urb->pipe),
  212. usb_pipeendpoint (urb->pipe),
  213. usb_pipein (urb->pipe) ? "in" : "out",
  214. token, status);
  215. }
  216. return status;
  217. }
  218. static void
  219. ehci_urb_done(struct ehci_hcd *ehci, struct urb *urb, int status)
  220. __releases(ehci->lock)
  221. __acquires(ehci->lock)
  222. {
  223. if (likely (urb->hcpriv != NULL)) {
  224. struct ehci_qh *qh = (struct ehci_qh *) urb->hcpriv;
  225. /* S-mask in a QH means it's an interrupt urb */
  226. if ((qh->hw->hw_info2 & cpu_to_hc32(ehci, QH_SMASK)) != 0) {
  227. /* ... update hc-wide periodic stats (for usbfs) */
  228. ehci_to_hcd(ehci)->self.bandwidth_int_reqs--;
  229. }
  230. }
  231. if (unlikely(urb->unlinked)) {
  232. COUNT(ehci->stats.unlink);
  233. } else {
  234. /* report non-error and short read status as zero */
  235. if (status == -EINPROGRESS || status == -EREMOTEIO)
  236. status = 0;
  237. COUNT(ehci->stats.complete);
  238. }
  239. #ifdef EHCI_URB_TRACE
  240. ehci_dbg (ehci,
  241. "%s %s urb %p ep%d%s status %d len %d/%d\n",
  242. __func__, urb->dev->devpath, urb,
  243. usb_pipeendpoint (urb->pipe),
  244. usb_pipein (urb->pipe) ? "in" : "out",
  245. status,
  246. urb->actual_length, urb->transfer_buffer_length);
  247. #endif
  248. /* complete() can reenter this HCD */
  249. usb_hcd_unlink_urb_from_ep(ehci_to_hcd(ehci), urb);
  250. spin_unlock (&ehci->lock);
  251. usb_hcd_giveback_urb(ehci_to_hcd(ehci), urb, status);
  252. spin_lock (&ehci->lock);
  253. }
  254. static void start_unlink_async (struct ehci_hcd *ehci, struct ehci_qh *qh);
  255. static void unlink_async (struct ehci_hcd *ehci, struct ehci_qh *qh);
  256. static int qh_schedule (struct ehci_hcd *ehci, struct ehci_qh *qh);
  257. /*
  258. * Process and free completed qtds for a qh, returning URBs to drivers.
  259. * Chases up to qh->hw_current. Returns number of completions called,
  260. * indicating how much "real" work we did.
  261. */
  262. static unsigned
  263. qh_completions (struct ehci_hcd *ehci, struct ehci_qh *qh)
  264. {
  265. struct ehci_qtd *last, *end = qh->dummy;
  266. struct list_head *entry, *tmp;
  267. int last_status;
  268. int stopped;
  269. unsigned count = 0;
  270. u8 state;
  271. struct ehci_qh_hw *hw = qh->hw;
  272. if (unlikely (list_empty (&qh->qtd_list)))
  273. return count;
  274. /* completions (or tasks on other cpus) must never clobber HALT
  275. * till we've gone through and cleaned everything up, even when
  276. * they add urbs to this qh's queue or mark them for unlinking.
  277. *
  278. * NOTE: unlinking expects to be done in queue order.
  279. *
  280. * It's a bug for qh->qh_state to be anything other than
  281. * QH_STATE_IDLE, unless our caller is scan_async() or
  282. * scan_periodic().
  283. */
  284. state = qh->qh_state;
  285. qh->qh_state = QH_STATE_COMPLETING;
  286. stopped = (state == QH_STATE_IDLE);
  287. rescan:
  288. last = NULL;
  289. last_status = -EINPROGRESS;
  290. qh->needs_rescan = 0;
  291. /* remove de-activated QTDs from front of queue.
  292. * after faults (including short reads), cleanup this urb
  293. * then let the queue advance.
  294. * if queue is stopped, handles unlinks.
  295. */
  296. list_for_each_safe (entry, tmp, &qh->qtd_list) {
  297. struct ehci_qtd *qtd;
  298. struct urb *urb;
  299. u32 token = 0;
  300. qtd = list_entry (entry, struct ehci_qtd, qtd_list);
  301. urb = qtd->urb;
  302. /* clean up any state from previous QTD ...*/
  303. if (last) {
  304. if (likely (last->urb != urb)) {
  305. ehci_urb_done(ehci, last->urb, last_status);
  306. count++;
  307. last_status = -EINPROGRESS;
  308. }
  309. ehci_qtd_free (ehci, last);
  310. last = NULL;
  311. }
  312. /* ignore urbs submitted during completions we reported */
  313. if (qtd == end)
  314. break;
  315. /* hardware copies qtd out of qh overlay */
  316. rmb ();
  317. token = hc32_to_cpu(ehci, qtd->hw_token);
  318. /* always clean up qtds the hc de-activated */
  319. retry_xacterr:
  320. if ((token & QTD_STS_ACTIVE) == 0) {
  321. /* Report Data Buffer Error: non-fatal but useful */
  322. if (token & QTD_STS_DBE)
  323. ehci_dbg(ehci,
  324. "detected DataBufferErr for urb %p ep%d%s len %d, qtd %p [qh %p]\n",
  325. urb,
  326. usb_endpoint_num(&urb->ep->desc),
  327. usb_endpoint_dir_in(&urb->ep->desc) ? "in" : "out",
  328. urb->transfer_buffer_length,
  329. qtd,
  330. qh);
  331. /* on STALL, error, and short reads this urb must
  332. * complete and all its qtds must be recycled.
  333. */
  334. if ((token & QTD_STS_HALT) != 0) {
  335. /* retry transaction errors until we
  336. * reach the software xacterr limit
  337. */
  338. if ((token & QTD_STS_XACT) &&
  339. QTD_CERR(token) == 0 &&
  340. ++qh->xacterrs < QH_XACTERR_MAX &&
  341. !urb->unlinked) {
  342. ehci_dbg(ehci,
  343. "detected XactErr len %zu/%zu retry %d\n",
  344. qtd->length - QTD_LENGTH(token), qtd->length, qh->xacterrs);
  345. /* reset the token in the qtd and the
  346. * qh overlay (which still contains
  347. * the qtd) so that we pick up from
  348. * where we left off
  349. */
  350. token &= ~QTD_STS_HALT;
  351. token |= QTD_STS_ACTIVE |
  352. (EHCI_TUNE_CERR << 10);
  353. qtd->hw_token = cpu_to_hc32(ehci,
  354. token);
  355. wmb();
  356. hw->hw_token = cpu_to_hc32(ehci,
  357. token);
  358. goto retry_xacterr;
  359. }
  360. stopped = 1;
  361. /* magic dummy for some short reads; qh won't advance.
  362. * that silicon quirk can kick in with this dummy too.
  363. *
  364. * other short reads won't stop the queue, including
  365. * control transfers (status stage handles that) or
  366. * most other single-qtd reads ... the queue stops if
  367. * URB_SHORT_NOT_OK was set so the driver submitting
  368. * the urbs could clean it up.
  369. */
  370. } else if (IS_SHORT_READ (token)
  371. && !(qtd->hw_alt_next
  372. & EHCI_LIST_END(ehci))) {
  373. stopped = 1;
  374. }
  375. /* stop scanning when we reach qtds the hc is using */
  376. } else if (likely (!stopped
  377. && ehci->rh_state == EHCI_RH_RUNNING)) {
  378. break;
  379. /* scan the whole queue for unlinks whenever it stops */
  380. } else {
  381. stopped = 1;
  382. /* cancel everything if we halt, suspend, etc */
  383. if (ehci->rh_state != EHCI_RH_RUNNING)
  384. last_status = -ESHUTDOWN;
  385. /* this qtd is active; skip it unless a previous qtd
  386. * for its urb faulted, or its urb was canceled.
  387. */
  388. else if (last_status == -EINPROGRESS && !urb->unlinked)
  389. continue;
  390. /* qh unlinked; token in overlay may be most current */
  391. if (state == QH_STATE_IDLE
  392. && cpu_to_hc32(ehci, qtd->qtd_dma)
  393. == hw->hw_current) {
  394. token = hc32_to_cpu(ehci, hw->hw_token);
  395. /* An unlink may leave an incomplete
  396. * async transaction in the TT buffer.
  397. * We have to clear it.
  398. */
  399. ehci_clear_tt_buffer(ehci, qh, urb, token);
  400. }
  401. }
  402. /* unless we already know the urb's status, collect qtd status
  403. * and update count of bytes transferred. in common short read
  404. * cases with only one data qtd (including control transfers),
  405. * queue processing won't halt. but with two or more qtds (for
  406. * example, with a 32 KB transfer), when the first qtd gets a
  407. * short read the second must be removed by hand.
  408. */
  409. if (last_status == -EINPROGRESS) {
  410. last_status = qtd_copy_status(ehci, urb,
  411. qtd->length, token);
  412. if (last_status == -EREMOTEIO
  413. && (qtd->hw_alt_next
  414. & EHCI_LIST_END(ehci)))
  415. last_status = -EINPROGRESS;
  416. /* As part of low/full-speed endpoint-halt processing
  417. * we must clear the TT buffer (11.17.5).
  418. */
  419. if (unlikely(last_status != -EINPROGRESS &&
  420. last_status != -EREMOTEIO)) {
  421. /* The TT's in some hubs malfunction when they
  422. * receive this request following a STALL (they
  423. * stop sending isochronous packets). Since a
  424. * STALL can't leave the TT buffer in a busy
  425. * state (if you believe Figures 11-48 - 11-51
  426. * in the USB 2.0 spec), we won't clear the TT
  427. * buffer in this case. Strictly speaking this
  428. * is a violation of the spec.
  429. */
  430. if (last_status != -EPIPE)
  431. ehci_clear_tt_buffer(ehci, qh, urb,
  432. token);
  433. }
  434. }
  435. /* if we're removing something not at the queue head,
  436. * patch the hardware queue pointer.
  437. */
  438. if (stopped && qtd->qtd_list.prev != &qh->qtd_list) {
  439. last = list_entry (qtd->qtd_list.prev,
  440. struct ehci_qtd, qtd_list);
  441. last->hw_next = qtd->hw_next;
  442. }
  443. /* remove qtd; it's recycled after possible urb completion */
  444. list_del (&qtd->qtd_list);
  445. last = qtd;
  446. /* reinit the xacterr counter for the next qtd */
  447. qh->xacterrs = 0;
  448. }
  449. /* last urb's completion might still need calling */
  450. if (likely (last != NULL)) {
  451. ehci_urb_done(ehci, last->urb, last_status);
  452. count++;
  453. ehci_qtd_free (ehci, last);
  454. }
  455. /* Do we need to rescan for URBs dequeued during a giveback? */
  456. if (unlikely(qh->needs_rescan)) {
  457. /* If the QH is already unlinked, do the rescan now. */
  458. if (state == QH_STATE_IDLE)
  459. goto rescan;
  460. /* Otherwise we have to wait until the QH is fully unlinked.
  461. * Our caller will start an unlink if qh->needs_rescan is
  462. * set. But if an unlink has already started, nothing needs
  463. * to be done.
  464. */
  465. if (state != QH_STATE_LINKED)
  466. qh->needs_rescan = 0;
  467. }
  468. /* restore original state; caller must unlink or relink */
  469. qh->qh_state = state;
  470. /* be sure the hardware's done with the qh before refreshing
  471. * it after fault cleanup, or recovering from silicon wrongly
  472. * overlaying the dummy qtd (which reduces DMA chatter).
  473. */
  474. if (stopped != 0 || hw->hw_qtd_next == EHCI_LIST_END(ehci)) {
  475. switch (state) {
  476. case QH_STATE_IDLE:
  477. qh_refresh(ehci, qh);
  478. break;
  479. case QH_STATE_LINKED:
  480. /* We won't refresh a QH that's linked (after the HC
  481. * stopped the queue). That avoids a race:
  482. * - HC reads first part of QH;
  483. * - CPU updates that first part and the token;
  484. * - HC reads rest of that QH, including token
  485. * Result: HC gets an inconsistent image, and then
  486. * DMAs to/from the wrong memory (corrupting it).
  487. *
  488. * That should be rare for interrupt transfers,
  489. * except maybe high bandwidth ...
  490. */
  491. /* Tell the caller to start an unlink */
  492. qh->needs_rescan = 1;
  493. break;
  494. /* otherwise, unlink already started */
  495. }
  496. }
  497. return count;
  498. }
  499. /*-------------------------------------------------------------------------*/
  500. // high bandwidth multiplier, as encoded in highspeed endpoint descriptors
  501. #define hb_mult(wMaxPacketSize) (1 + (((wMaxPacketSize) >> 11) & 0x03))
  502. // ... and packet size, for any kind of endpoint descriptor
  503. #define max_packet(wMaxPacketSize) ((wMaxPacketSize) & 0x07ff)
  504. /*
  505. * reverse of qh_urb_transaction: free a list of TDs.
  506. * used for cleanup after errors, before HC sees an URB's TDs.
  507. */
  508. static void qtd_list_free (
  509. struct ehci_hcd *ehci,
  510. struct urb *urb,
  511. struct list_head *qtd_list
  512. ) {
  513. struct list_head *entry, *temp;
  514. list_for_each_safe (entry, temp, qtd_list) {
  515. struct ehci_qtd *qtd;
  516. qtd = list_entry (entry, struct ehci_qtd, qtd_list);
  517. list_del (&qtd->qtd_list);
  518. ehci_qtd_free (ehci, qtd);
  519. }
  520. }
  521. /*
  522. * create a list of filled qtds for this URB; won't link into qh.
  523. */
  524. static struct list_head *
  525. qh_urb_transaction (
  526. struct ehci_hcd *ehci,
  527. struct urb *urb,
  528. struct list_head *head,
  529. gfp_t flags
  530. ) {
  531. struct ehci_qtd *qtd, *qtd_prev;
  532. dma_addr_t buf;
  533. int len, this_sg_len, maxpacket;
  534. int is_input;
  535. u32 token;
  536. int i;
  537. struct scatterlist *sg;
  538. /*
  539. * URBs map to sequences of QTDs: one logical transaction
  540. */
  541. qtd = ehci_qtd_alloc (ehci, flags);
  542. if (unlikely (!qtd))
  543. return NULL;
  544. list_add_tail (&qtd->qtd_list, head);
  545. qtd->urb = urb;
  546. token = QTD_STS_ACTIVE;
  547. token |= (EHCI_TUNE_CERR << 10);
  548. /* for split transactions, SplitXState initialized to zero */
  549. len = urb->transfer_buffer_length;
  550. is_input = usb_pipein (urb->pipe);
  551. if (usb_pipecontrol (urb->pipe)) {
  552. /* SETUP pid */
  553. qtd_fill(ehci, qtd, urb->setup_dma,
  554. sizeof (struct usb_ctrlrequest),
  555. token | (2 /* "setup" */ << 8), 8);
  556. /* ... and always at least one more pid */
  557. token ^= QTD_TOGGLE;
  558. qtd_prev = qtd;
  559. qtd = ehci_qtd_alloc (ehci, flags);
  560. if (unlikely (!qtd))
  561. goto cleanup;
  562. qtd->urb = urb;
  563. qtd_prev->hw_next = QTD_NEXT(ehci, qtd->qtd_dma);
  564. list_add_tail (&qtd->qtd_list, head);
  565. /* for zero length DATA stages, STATUS is always IN */
  566. if (len == 0)
  567. token |= (1 /* "in" */ << 8);
  568. }
  569. /*
  570. * data transfer stage: buffer setup
  571. */
  572. i = urb->num_mapped_sgs;
  573. if (len > 0 && i > 0) {
  574. sg = urb->sg;
  575. buf = sg_dma_address(sg);
  576. /* urb->transfer_buffer_length may be smaller than the
  577. * size of the scatterlist (or vice versa)
  578. */
  579. this_sg_len = min_t(int, sg_dma_len(sg), len);
  580. } else {
  581. sg = NULL;
  582. buf = urb->transfer_dma;
  583. this_sg_len = len;
  584. }
  585. if (is_input)
  586. token |= (1 /* "in" */ << 8);
  587. /* else it's already initted to "out" pid (0 << 8) */
  588. maxpacket = max_packet(usb_maxpacket(urb->dev, urb->pipe, !is_input));
  589. /*
  590. * buffer gets wrapped in one or more qtds;
  591. * last one may be "short" (including zero len)
  592. * and may serve as a control status ack
  593. */
  594. for (;;) {
  595. int this_qtd_len;
  596. this_qtd_len = qtd_fill(ehci, qtd, buf, this_sg_len, token,
  597. maxpacket);
  598. this_sg_len -= this_qtd_len;
  599. len -= this_qtd_len;
  600. buf += this_qtd_len;
  601. /*
  602. * short reads advance to a "magic" dummy instead of the next
  603. * qtd ... that forces the queue to stop, for manual cleanup.
  604. * (this will usually be overridden later.)
  605. */
  606. if (is_input)
  607. qtd->hw_alt_next = ehci->async->hw->hw_alt_next;
  608. /* qh makes control packets use qtd toggle; maybe switch it */
  609. if ((maxpacket & (this_qtd_len + (maxpacket - 1))) == 0)
  610. token ^= QTD_TOGGLE;
  611. if (likely(this_sg_len <= 0)) {
  612. if (--i <= 0 || len <= 0)
  613. break;
  614. sg = sg_next(sg);
  615. buf = sg_dma_address(sg);
  616. this_sg_len = min_t(int, sg_dma_len(sg), len);
  617. }
  618. qtd_prev = qtd;
  619. qtd = ehci_qtd_alloc (ehci, flags);
  620. if (unlikely (!qtd))
  621. goto cleanup;
  622. qtd->urb = urb;
  623. qtd_prev->hw_next = QTD_NEXT(ehci, qtd->qtd_dma);
  624. list_add_tail (&qtd->qtd_list, head);
  625. }
  626. /*
  627. * unless the caller requires manual cleanup after short reads,
  628. * have the alt_next mechanism keep the queue running after the
  629. * last data qtd (the only one, for control and most other cases).
  630. */
  631. if (likely ((urb->transfer_flags & URB_SHORT_NOT_OK) == 0
  632. || usb_pipecontrol (urb->pipe)))
  633. qtd->hw_alt_next = EHCI_LIST_END(ehci);
  634. /*
  635. * control requests may need a terminating data "status" ack;
  636. * other OUT ones may need a terminating short packet
  637. * (zero length).
  638. */
  639. if (likely (urb->transfer_buffer_length != 0)) {
  640. int one_more = 0;
  641. if (usb_pipecontrol (urb->pipe)) {
  642. one_more = 1;
  643. token ^= 0x0100; /* "in" <--> "out" */
  644. token |= QTD_TOGGLE; /* force DATA1 */
  645. } else if (usb_pipeout(urb->pipe)
  646. && (urb->transfer_flags & URB_ZERO_PACKET)
  647. && !(urb->transfer_buffer_length % maxpacket)) {
  648. one_more = 1;
  649. }
  650. if (one_more) {
  651. qtd_prev = qtd;
  652. qtd = ehci_qtd_alloc (ehci, flags);
  653. if (unlikely (!qtd))
  654. goto cleanup;
  655. qtd->urb = urb;
  656. qtd_prev->hw_next = QTD_NEXT(ehci, qtd->qtd_dma);
  657. list_add_tail (&qtd->qtd_list, head);
  658. /* never any data in such packets */
  659. qtd_fill(ehci, qtd, 0, 0, token, 0);
  660. }
  661. }
  662. /* by default, enable interrupt on urb completion */
  663. if (likely (!(urb->transfer_flags & URB_NO_INTERRUPT)))
  664. qtd->hw_token |= cpu_to_hc32(ehci, QTD_IOC);
  665. return head;
  666. cleanup:
  667. qtd_list_free (ehci, urb, head);
  668. return NULL;
  669. }
  670. /*-------------------------------------------------------------------------*/
  671. // Would be best to create all qh's from config descriptors,
  672. // when each interface/altsetting is established. Unlink
  673. // any previous qh and cancel its urbs first; endpoints are
  674. // implicitly reset then (data toggle too).
  675. // That'd mean updating how usbcore talks to HCDs. (2.7?)
  676. /*
  677. * Each QH holds a qtd list; a QH is used for everything except iso.
  678. *
  679. * For interrupt urbs, the scheduler must set the microframe scheduling
  680. * mask(s) each time the QH gets scheduled. For highspeed, that's
  681. * just one microframe in the s-mask. For split interrupt transactions
  682. * there are additional complications: c-mask, maybe FSTNs.
  683. */
  684. static struct ehci_qh *
  685. qh_make (
  686. struct ehci_hcd *ehci,
  687. struct urb *urb,
  688. gfp_t flags
  689. ) {
  690. struct ehci_qh *qh = ehci_qh_alloc (ehci, flags);
  691. u32 info1 = 0, info2 = 0;
  692. int is_input, type;
  693. int maxp = 0;
  694. struct usb_tt *tt = urb->dev->tt;
  695. struct ehci_qh_hw *hw;
  696. if (!qh)
  697. return qh;
  698. /*
  699. * init endpoint/device data for this QH
  700. */
  701. info1 |= usb_pipeendpoint (urb->pipe) << 8;
  702. info1 |= usb_pipedevice (urb->pipe) << 0;
  703. is_input = usb_pipein (urb->pipe);
  704. type = usb_pipetype (urb->pipe);
  705. maxp = usb_maxpacket (urb->dev, urb->pipe, !is_input);
  706. /* 1024 byte maxpacket is a hardware ceiling. High bandwidth
  707. * acts like up to 3KB, but is built from smaller packets.
  708. */
  709. if (max_packet(maxp) > 1024) {
  710. ehci_dbg(ehci, "bogus qh maxpacket %d\n", max_packet(maxp));
  711. goto done;
  712. }
  713. /* Compute interrupt scheduling parameters just once, and save.
  714. * - allowing for high bandwidth, how many nsec/uframe are used?
  715. * - split transactions need a second CSPLIT uframe; same question
  716. * - splits also need a schedule gap (for full/low speed I/O)
  717. * - qh has a polling interval
  718. *
  719. * For control/bulk requests, the HC or TT handles these.
  720. */
  721. if (type == PIPE_INTERRUPT) {
  722. qh->usecs = NS_TO_US(usb_calc_bus_time(USB_SPEED_HIGH,
  723. is_input, 0,
  724. hb_mult(maxp) * max_packet(maxp)));
  725. qh->start = NO_FRAME;
  726. qh->stamp = ehci->periodic_stamp;
  727. if (urb->dev->speed == USB_SPEED_HIGH) {
  728. qh->c_usecs = 0;
  729. qh->gap_uf = 0;
  730. qh->period = urb->interval >> 3;
  731. if (qh->period == 0 && urb->interval != 1) {
  732. /* NOTE interval 2 or 4 uframes could work.
  733. * But interval 1 scheduling is simpler, and
  734. * includes high bandwidth.
  735. */
  736. urb->interval = 1;
  737. } else if (qh->period > ehci->periodic_size) {
  738. qh->period = ehci->periodic_size;
  739. urb->interval = qh->period << 3;
  740. }
  741. } else {
  742. int think_time;
  743. /* gap is f(FS/LS transfer times) */
  744. qh->gap_uf = 1 + usb_calc_bus_time (urb->dev->speed,
  745. is_input, 0, maxp) / (125 * 1000);
  746. /* FIXME this just approximates SPLIT/CSPLIT times */
  747. if (is_input) { // SPLIT, gap, CSPLIT+DATA
  748. qh->c_usecs = qh->usecs + HS_USECS (0);
  749. qh->usecs = HS_USECS (1);
  750. } else { // SPLIT+DATA, gap, CSPLIT
  751. qh->usecs += HS_USECS (1);
  752. qh->c_usecs = HS_USECS (0);
  753. }
  754. think_time = tt ? tt->think_time : 0;
  755. qh->tt_usecs = NS_TO_US (think_time +
  756. usb_calc_bus_time (urb->dev->speed,
  757. is_input, 0, max_packet (maxp)));
  758. qh->period = urb->interval;
  759. if (qh->period > ehci->periodic_size) {
  760. qh->period = ehci->periodic_size;
  761. urb->interval = qh->period;
  762. }
  763. }
  764. }
  765. /* support for tt scheduling, and access to toggles */
  766. qh->dev = urb->dev;
  767. /* using TT? */
  768. switch (urb->dev->speed) {
  769. case USB_SPEED_LOW:
  770. info1 |= (1 << 12); /* EPS "low" */
  771. /* FALL THROUGH */
  772. case USB_SPEED_FULL:
  773. /* EPS 0 means "full" */
  774. if (type != PIPE_INTERRUPT)
  775. info1 |= (EHCI_TUNE_RL_TT << 28);
  776. if (type == PIPE_CONTROL) {
  777. info1 |= (1 << 27); /* for TT */
  778. info1 |= 1 << 14; /* toggle from qtd */
  779. }
  780. info1 |= maxp << 16;
  781. info2 |= (EHCI_TUNE_MULT_TT << 30);
  782. /* Some Freescale processors have an erratum in which the
  783. * port number in the queue head was 0..N-1 instead of 1..N.
  784. */
  785. if (ehci_has_fsl_portno_bug(ehci))
  786. info2 |= (urb->dev->ttport-1) << 23;
  787. else
  788. info2 |= urb->dev->ttport << 23;
  789. /* set the address of the TT; for TDI's integrated
  790. * root hub tt, leave it zeroed.
  791. */
  792. if (tt && tt->hub != ehci_to_hcd(ehci)->self.root_hub)
  793. info2 |= tt->hub->devnum << 16;
  794. /* NOTE: if (PIPE_INTERRUPT) { scheduler sets c-mask } */
  795. break;
  796. case USB_SPEED_HIGH: /* no TT involved */
  797. info1 |= (2 << 12); /* EPS "high" */
  798. if (type == PIPE_CONTROL) {
  799. info1 |= (EHCI_TUNE_RL_HS << 28);
  800. info1 |= 64 << 16; /* usb2 fixed maxpacket */
  801. info1 |= 1 << 14; /* toggle from qtd */
  802. info2 |= (EHCI_TUNE_MULT_HS << 30);
  803. } else if (type == PIPE_BULK) {
  804. info1 |= (EHCI_TUNE_RL_HS << 28);
  805. /* The USB spec says that high speed bulk endpoints
  806. * always use 512 byte maxpacket. But some device
  807. * vendors decided to ignore that, and MSFT is happy
  808. * to help them do so. So now people expect to use
  809. * such nonconformant devices with Linux too; sigh.
  810. */
  811. info1 |= max_packet(maxp) << 16;
  812. info2 |= (EHCI_TUNE_MULT_HS << 30);
  813. } else { /* PIPE_INTERRUPT */
  814. info1 |= max_packet (maxp) << 16;
  815. info2 |= hb_mult (maxp) << 30;
  816. }
  817. break;
  818. default:
  819. ehci_dbg(ehci, "bogus dev %p speed %d\n", urb->dev,
  820. urb->dev->speed);
  821. done:
  822. qh_destroy(ehci, qh);
  823. return NULL;
  824. }
  825. /* NOTE: if (PIPE_INTERRUPT) { scheduler sets s-mask } */
  826. /* init as live, toggle clear, advance to dummy */
  827. qh->qh_state = QH_STATE_IDLE;
  828. hw = qh->hw;
  829. hw->hw_info1 = cpu_to_hc32(ehci, info1);
  830. hw->hw_info2 = cpu_to_hc32(ehci, info2);
  831. qh->is_out = !is_input;
  832. usb_settoggle (urb->dev, usb_pipeendpoint (urb->pipe), !is_input, 1);
  833. qh_refresh (ehci, qh);
  834. return qh;
  835. }
  836. /*-------------------------------------------------------------------------*/
  837. /* move qh (and its qtds) onto async queue; maybe enable queue. */
  838. static void qh_link_async (struct ehci_hcd *ehci, struct ehci_qh *qh)
  839. {
  840. __hc32 dma = QH_NEXT(ehci, qh->qh_dma);
  841. struct ehci_qh *head;
  842. /* Don't link a QH if there's a Clear-TT-Buffer pending */
  843. if (unlikely(qh->clearing_tt))
  844. return;
  845. WARN_ON(qh->qh_state != QH_STATE_IDLE);
  846. /* (re)start the async schedule? */
  847. head = ehci->async;
  848. timer_action_done (ehci, TIMER_ASYNC_OFF);
  849. if (!head->qh_next.qh) {
  850. if (!(ehci->command & CMD_ASE)) {
  851. /* in case a clear of CMD_ASE didn't take yet */
  852. (void)handshake(ehci, &ehci->regs->status,
  853. STS_ASS, 0, 150);
  854. ehci->command |= CMD_ASE;
  855. ehci_writel(ehci, ehci->command, &ehci->regs->command);
  856. /* posted write need not be known to HC yet ... */
  857. }
  858. }
  859. /* clear halt and/or toggle; and maybe recover from silicon quirk */
  860. qh_refresh(ehci, qh);
  861. /* splice right after start */
  862. qh->qh_next = head->qh_next;
  863. qh->hw->hw_next = head->hw->hw_next;
  864. wmb ();
  865. head->qh_next.qh = qh;
  866. head->hw->hw_next = dma;
  867. qh->xacterrs = 0;
  868. qh->qh_state = QH_STATE_LINKED;
  869. /* qtd completions reported later by interrupt */
  870. }
  871. /*-------------------------------------------------------------------------*/
  872. /*
  873. * For control/bulk/interrupt, return QH with these TDs appended.
  874. * Allocates and initializes the QH if necessary.
  875. * Returns null if it can't allocate a QH it needs to.
  876. * If the QH has TDs (urbs) already, that's great.
  877. */
  878. static struct ehci_qh *qh_append_tds (
  879. struct ehci_hcd *ehci,
  880. struct urb *urb,
  881. struct list_head *qtd_list,
  882. int epnum,
  883. void **ptr
  884. )
  885. {
  886. struct ehci_qh *qh = NULL;
  887. __hc32 qh_addr_mask = cpu_to_hc32(ehci, 0x7f);
  888. qh = (struct ehci_qh *) *ptr;
  889. if (unlikely (qh == NULL)) {
  890. /* can't sleep here, we have ehci->lock... */
  891. qh = qh_make (ehci, urb, GFP_ATOMIC);
  892. *ptr = qh;
  893. }
  894. if (likely (qh != NULL)) {
  895. struct ehci_qtd *qtd;
  896. if (unlikely (list_empty (qtd_list)))
  897. qtd = NULL;
  898. else
  899. qtd = list_entry (qtd_list->next, struct ehci_qtd,
  900. qtd_list);
  901. /* control qh may need patching ... */
  902. if (unlikely (epnum == 0)) {
  903. /* usb_reset_device() briefly reverts to address 0 */
  904. if (usb_pipedevice (urb->pipe) == 0)
  905. qh->hw->hw_info1 &= ~qh_addr_mask;
  906. }
  907. /* just one way to queue requests: swap with the dummy qtd.
  908. * only hc or qh_refresh() ever modify the overlay.
  909. */
  910. if (likely (qtd != NULL)) {
  911. struct ehci_qtd *dummy;
  912. dma_addr_t dma;
  913. __hc32 token;
  914. /* to avoid racing the HC, use the dummy td instead of
  915. * the first td of our list (becomes new dummy). both
  916. * tds stay deactivated until we're done, when the
  917. * HC is allowed to fetch the old dummy (4.10.2).
  918. */
  919. token = qtd->hw_token;
  920. qtd->hw_token = HALT_BIT(ehci);
  921. dummy = qh->dummy;
  922. dma = dummy->qtd_dma;
  923. *dummy = *qtd;
  924. dummy->qtd_dma = dma;
  925. list_del (&qtd->qtd_list);
  926. list_add (&dummy->qtd_list, qtd_list);
  927. list_splice_tail(qtd_list, &qh->qtd_list);
  928. ehci_qtd_init(ehci, qtd, qtd->qtd_dma);
  929. qh->dummy = qtd;
  930. /* hc must see the new dummy at list end */
  931. dma = qtd->qtd_dma;
  932. qtd = list_entry (qh->qtd_list.prev,
  933. struct ehci_qtd, qtd_list);
  934. qtd->hw_next = QTD_NEXT(ehci, dma);
  935. /* let the hc process these next qtds */
  936. wmb ();
  937. dummy->hw_token = token;
  938. urb->hcpriv = qh;
  939. }
  940. }
  941. return qh;
  942. }
  943. /*-------------------------------------------------------------------------*/
  944. static int
  945. submit_async (
  946. struct ehci_hcd *ehci,
  947. struct urb *urb,
  948. struct list_head *qtd_list,
  949. gfp_t mem_flags
  950. ) {
  951. int epnum;
  952. unsigned long flags;
  953. struct ehci_qh *qh = NULL;
  954. int rc;
  955. epnum = urb->ep->desc.bEndpointAddress;
  956. #ifdef EHCI_URB_TRACE
  957. {
  958. struct ehci_qtd *qtd;
  959. qtd = list_entry(qtd_list->next, struct ehci_qtd, qtd_list);
  960. ehci_dbg(ehci,
  961. "%s %s urb %p ep%d%s len %d, qtd %p [qh %p]\n",
  962. __func__, urb->dev->devpath, urb,
  963. epnum & 0x0f, (epnum & USB_DIR_IN) ? "in" : "out",
  964. urb->transfer_buffer_length,
  965. qtd, urb->ep->hcpriv);
  966. }
  967. #endif
  968. spin_lock_irqsave (&ehci->lock, flags);
  969. if (unlikely(!HCD_HW_ACCESSIBLE(ehci_to_hcd(ehci)))) {
  970. rc = -ESHUTDOWN;
  971. goto done;
  972. }
  973. rc = usb_hcd_link_urb_to_ep(ehci_to_hcd(ehci), urb);
  974. if (unlikely(rc))
  975. goto done;
  976. qh = qh_append_tds(ehci, urb, qtd_list, epnum, &urb->ep->hcpriv);
  977. if (unlikely(qh == NULL)) {
  978. usb_hcd_unlink_urb_from_ep(ehci_to_hcd(ehci), urb);
  979. rc = -ENOMEM;
  980. goto done;
  981. }
  982. /* Control/bulk operations through TTs don't need scheduling,
  983. * the HC and TT handle it when the TT has a buffer ready.
  984. */
  985. if (likely (qh->qh_state == QH_STATE_IDLE))
  986. qh_link_async(ehci, qh);
  987. done:
  988. spin_unlock_irqrestore (&ehci->lock, flags);
  989. if (unlikely (qh == NULL))
  990. qtd_list_free (ehci, urb, qtd_list);
  991. return rc;
  992. }
  993. /*-------------------------------------------------------------------------*/
  994. /* the async qh for the qtds being reclaimed are now unlinked from the HC */
  995. static void end_unlink_async (struct ehci_hcd *ehci)
  996. {
  997. struct ehci_qh *qh = ehci->reclaim;
  998. struct ehci_qh *next;
  999. iaa_watchdog_done(ehci);
  1000. // qh->hw_next = cpu_to_hc32(qh->qh_dma);
  1001. qh->qh_state = QH_STATE_IDLE;
  1002. qh->qh_next.qh = NULL;
  1003. /* other unlink(s) may be pending (in QH_STATE_UNLINK_WAIT) */
  1004. next = qh->reclaim;
  1005. ehci->reclaim = next;
  1006. qh->reclaim = NULL;
  1007. qh_completions (ehci, qh);
  1008. if (!list_empty(&qh->qtd_list) && ehci->rh_state == EHCI_RH_RUNNING) {
  1009. qh_link_async (ehci, qh);
  1010. } else {
  1011. /* it's not free to turn the async schedule on/off; leave it
  1012. * active but idle for a while once it empties.
  1013. */
  1014. if (ehci->rh_state == EHCI_RH_RUNNING
  1015. && ehci->async->qh_next.qh == NULL)
  1016. timer_action (ehci, TIMER_ASYNC_OFF);
  1017. }
  1018. if (next) {
  1019. ehci->reclaim = NULL;
  1020. start_unlink_async (ehci, next);
  1021. }
  1022. if (ehci->has_synopsys_hc_bug)
  1023. ehci_writel(ehci, (u32) ehci->async->qh_dma,
  1024. &ehci->regs->async_next);
  1025. }
  1026. /* makes sure the async qh will become idle */
  1027. /* caller must own ehci->lock */
  1028. static void start_unlink_async (struct ehci_hcd *ehci, struct ehci_qh *qh)
  1029. {
  1030. struct ehci_qh *prev;
  1031. #ifdef DEBUG
  1032. assert_spin_locked(&ehci->lock);
  1033. if (ehci->reclaim
  1034. || (qh->qh_state != QH_STATE_LINKED
  1035. && qh->qh_state != QH_STATE_UNLINK_WAIT)
  1036. )
  1037. BUG ();
  1038. #endif
  1039. /* stop async schedule right now? */
  1040. if (unlikely (qh == ehci->async)) {
  1041. /* can't get here without STS_ASS set */
  1042. if (ehci->rh_state != EHCI_RH_HALTED
  1043. && !ehci->reclaim) {
  1044. /* ... and CMD_IAAD clear */
  1045. ehci->command &= ~CMD_ASE;
  1046. ehci_writel(ehci, ehci->command, &ehci->regs->command);
  1047. wmb ();
  1048. // handshake later, if we need to
  1049. timer_action_done (ehci, TIMER_ASYNC_OFF);
  1050. }
  1051. return;
  1052. }
  1053. qh->qh_state = QH_STATE_UNLINK;
  1054. ehci->reclaim = qh;
  1055. prev = ehci->async;
  1056. while (prev->qh_next.qh != qh)
  1057. prev = prev->qh_next.qh;
  1058. prev->hw->hw_next = qh->hw->hw_next;
  1059. prev->qh_next = qh->qh_next;
  1060. if (ehci->qh_scan_next == qh)
  1061. ehci->qh_scan_next = qh->qh_next.qh;
  1062. wmb ();
  1063. /* If the controller isn't running, we don't have to wait for it */
  1064. if (unlikely(ehci->rh_state != EHCI_RH_RUNNING)) {
  1065. /* if (unlikely (qh->reclaim != 0))
  1066. * this will recurse, probably not much
  1067. */
  1068. end_unlink_async (ehci);
  1069. return;
  1070. }
  1071. ehci_writel(ehci, ehci->command | CMD_IAAD, &ehci->regs->command);
  1072. (void)ehci_readl(ehci, &ehci->regs->command);
  1073. iaa_watchdog_start(ehci);
  1074. }
  1075. /*-------------------------------------------------------------------------*/
  1076. static void scan_async (struct ehci_hcd *ehci)
  1077. {
  1078. bool stopped;
  1079. struct ehci_qh *qh;
  1080. enum ehci_timer_action action = TIMER_IO_WATCHDOG;
  1081. timer_action_done (ehci, TIMER_ASYNC_SHRINK);
  1082. stopped = (ehci->rh_state != EHCI_RH_RUNNING);
  1083. ehci->qh_scan_next = ehci->async->qh_next.qh;
  1084. while (ehci->qh_scan_next) {
  1085. qh = ehci->qh_scan_next;
  1086. ehci->qh_scan_next = qh->qh_next.qh;
  1087. rescan:
  1088. /* clean any finished work for this qh */
  1089. if (!list_empty(&qh->qtd_list)) {
  1090. int temp;
  1091. /*
  1092. * Unlinks could happen here; completion reporting
  1093. * drops the lock. That's why ehci->qh_scan_next
  1094. * always holds the next qh to scan; if the next qh
  1095. * gets unlinked then ehci->qh_scan_next is adjusted
  1096. * in start_unlink_async().
  1097. */
  1098. temp = qh_completions(ehci, qh);
  1099. if (qh->needs_rescan)
  1100. unlink_async(ehci, qh);
  1101. qh->unlink_time = jiffies + EHCI_SHRINK_JIFFIES;
  1102. if (temp != 0)
  1103. goto rescan;
  1104. }
  1105. /* unlink idle entries, reducing DMA usage as well
  1106. * as HCD schedule-scanning costs. delay for any qh
  1107. * we just scanned, there's a not-unusual case that it
  1108. * doesn't stay idle for long.
  1109. * (plus, avoids some kind of re-activation race.)
  1110. */
  1111. if (list_empty(&qh->qtd_list)
  1112. && qh->qh_state == QH_STATE_LINKED) {
  1113. if (!ehci->reclaim && (stopped ||
  1114. time_after_eq(jiffies, qh->unlink_time)))
  1115. start_unlink_async(ehci, qh);
  1116. else
  1117. action = TIMER_ASYNC_SHRINK;
  1118. }
  1119. }
  1120. if (action == TIMER_ASYNC_SHRINK)
  1121. timer_action (ehci, TIMER_ASYNC_SHRINK);
  1122. }