ppc4xx_pci.h 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125
  1. /*
  2. * PCI / PCI-X / PCI-Express support for 4xx parts
  3. *
  4. * Copyright 2007 Ben. Herrenschmidt <benh@kernel.crashing.org>, IBM Corp.
  5. *
  6. * Bits and pieces extracted from arch/ppc support by
  7. *
  8. * Matt Porter <mporter@kernel.crashing.org>
  9. *
  10. * Copyright 2002-2005 MontaVista Software Inc.
  11. */
  12. #ifndef __PPC4XX_PCI_H__
  13. #define __PPC4XX_PCI_H__
  14. /*
  15. * 4xx PCI-X bridge register definitions
  16. */
  17. #define PCIX0_VENDID 0x000
  18. #define PCIX0_DEVID 0x002
  19. #define PCIX0_COMMAND 0x004
  20. #define PCIX0_STATUS 0x006
  21. #define PCIX0_REVID 0x008
  22. #define PCIX0_CLS 0x009
  23. #define PCIX0_CACHELS 0x00c
  24. #define PCIX0_LATTIM 0x00d
  25. #define PCIX0_HDTYPE 0x00e
  26. #define PCIX0_BIST 0x00f
  27. #define PCIX0_BAR0L 0x010
  28. #define PCIX0_BAR0H 0x014
  29. #define PCIX0_BAR1 0x018
  30. #define PCIX0_BAR2L 0x01c
  31. #define PCIX0_BAR2H 0x020
  32. #define PCIX0_BAR3 0x024
  33. #define PCIX0_CISPTR 0x028
  34. #define PCIX0_SBSYSVID 0x02c
  35. #define PCIX0_SBSYSID 0x02e
  36. #define PCIX0_EROMBA 0x030
  37. #define PCIX0_CAP 0x034
  38. #define PCIX0_RES0 0x035
  39. #define PCIX0_RES1 0x036
  40. #define PCIX0_RES2 0x038
  41. #define PCIX0_INTLN 0x03c
  42. #define PCIX0_INTPN 0x03d
  43. #define PCIX0_MINGNT 0x03e
  44. #define PCIX0_MAXLTNCY 0x03f
  45. #define PCIX0_BRDGOPT1 0x040
  46. #define PCIX0_BRDGOPT2 0x044
  47. #define PCIX0_ERREN 0x050
  48. #define PCIX0_ERRSTS 0x054
  49. #define PCIX0_PLBBESR 0x058
  50. #define PCIX0_PLBBEARL 0x05c
  51. #define PCIX0_PLBBEARH 0x060
  52. #define PCIX0_POM0LAL 0x068
  53. #define PCIX0_POM0LAH 0x06c
  54. #define PCIX0_POM0SA 0x070
  55. #define PCIX0_POM0PCIAL 0x074
  56. #define PCIX0_POM0PCIAH 0x078
  57. #define PCIX0_POM1LAL 0x07c
  58. #define PCIX0_POM1LAH 0x080
  59. #define PCIX0_POM1SA 0x084
  60. #define PCIX0_POM1PCIAL 0x088
  61. #define PCIX0_POM1PCIAH 0x08c
  62. #define PCIX0_POM2SA 0x090
  63. #define PCIX0_PIM0SAL 0x098
  64. #define PCIX0_PIM0SA PCIX0_PIM0SAL
  65. #define PCIX0_PIM0LAL 0x09c
  66. #define PCIX0_PIM0LAH 0x0a0
  67. #define PCIX0_PIM1SA 0x0a4
  68. #define PCIX0_PIM1LAL 0x0a8
  69. #define PCIX0_PIM1LAH 0x0ac
  70. #define PCIX0_PIM2SAL 0x0b0
  71. #define PCIX0_PIM2SA PCIX0_PIM2SAL
  72. #define PCIX0_PIM2LAL 0x0b4
  73. #define PCIX0_PIM2LAH 0x0b8
  74. #define PCIX0_OMCAPID 0x0c0
  75. #define PCIX0_OMNIPTR 0x0c1
  76. #define PCIX0_OMMC 0x0c2
  77. #define PCIX0_OMMA 0x0c4
  78. #define PCIX0_OMMUA 0x0c8
  79. #define PCIX0_OMMDATA 0x0cc
  80. #define PCIX0_OMMEOI 0x0ce
  81. #define PCIX0_PMCAPID 0x0d0
  82. #define PCIX0_PMNIPTR 0x0d1
  83. #define PCIX0_PMC 0x0d2
  84. #define PCIX0_PMCSR 0x0d4
  85. #define PCIX0_PMCSRBSE 0x0d6
  86. #define PCIX0_PMDATA 0x0d7
  87. #define PCIX0_PMSCRR 0x0d8
  88. #define PCIX0_CAPID 0x0dc
  89. #define PCIX0_NIPTR 0x0dd
  90. #define PCIX0_CMD 0x0de
  91. #define PCIX0_STS 0x0e0
  92. #define PCIX0_IDR 0x0e4
  93. #define PCIX0_CID 0x0e8
  94. #define PCIX0_RID 0x0ec
  95. #define PCIX0_PIM0SAH 0x0f8
  96. #define PCIX0_PIM2SAH 0x0fc
  97. #define PCIX0_MSGIL 0x100
  98. #define PCIX0_MSGIH 0x104
  99. #define PCIX0_MSGOL 0x108
  100. #define PCIX0_MSGOH 0x10c
  101. #define PCIX0_IM 0x1f8
  102. /*
  103. * 4xx PCI bridge register definitions
  104. */
  105. #define PCIL0_PMM0LA 0x00
  106. #define PCIL0_PMM0MA 0x04
  107. #define PCIL0_PMM0PCILA 0x08
  108. #define PCIL0_PMM0PCIHA 0x0c
  109. #define PCIL0_PMM1LA 0x10
  110. #define PCIL0_PMM1MA 0x14
  111. #define PCIL0_PMM1PCILA 0x18
  112. #define PCIL0_PMM1PCIHA 0x1c
  113. #define PCIL0_PMM2LA 0x20
  114. #define PCIL0_PMM2MA 0x24
  115. #define PCIL0_PMM2PCILA 0x28
  116. #define PCIL0_PMM2PCIHA 0x2c
  117. #define PCIL0_PTM1MS 0x30
  118. #define PCIL0_PTM1LA 0x34
  119. #define PCIL0_PTM2MS 0x38
  120. #define PCIL0_PTM2LA 0x3c
  121. #endif /* __PPC4XX_PCI_H__ */