cx88-dvb.c 29 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031
  1. /*
  2. *
  3. * device driver for Conexant 2388x based TV cards
  4. * MPEG Transport Stream (DVB) routines
  5. *
  6. * (c) 2004, 2005 Chris Pascoe <c.pascoe@itee.uq.edu.au>
  7. * (c) 2004 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License, or
  12. * (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  22. */
  23. #include <linux/module.h>
  24. #include <linux/init.h>
  25. #include <linux/device.h>
  26. #include <linux/fs.h>
  27. #include <linux/kthread.h>
  28. #include <linux/file.h>
  29. #include <linux/suspend.h>
  30. #include "cx88.h"
  31. #include "dvb-pll.h"
  32. #include <media/v4l2-common.h>
  33. #include "mt352.h"
  34. #include "mt352_priv.h"
  35. #include "cx88-vp3054-i2c.h"
  36. #include "zl10353.h"
  37. #include "cx22702.h"
  38. #include "or51132.h"
  39. #include "lgdt330x.h"
  40. #include "s5h1409.h"
  41. #include "xc5000.h"
  42. #include "nxt200x.h"
  43. #include "cx24123.h"
  44. #include "isl6421.h"
  45. #include "tuner-simple.h"
  46. #include "tda9887.h"
  47. #include "s5h1411.h"
  48. MODULE_DESCRIPTION("driver for cx2388x based DVB cards");
  49. MODULE_AUTHOR("Chris Pascoe <c.pascoe@itee.uq.edu.au>");
  50. MODULE_AUTHOR("Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]");
  51. MODULE_LICENSE("GPL");
  52. static unsigned int debug;
  53. module_param(debug, int, 0644);
  54. MODULE_PARM_DESC(debug,"enable debug messages [dvb]");
  55. DVB_DEFINE_MOD_OPT_ADAPTER_NR(adapter_nr);
  56. #define dprintk(level,fmt, arg...) if (debug >= level) \
  57. printk(KERN_DEBUG "%s/2-dvb: " fmt, core->name, ## arg)
  58. /* ------------------------------------------------------------------ */
  59. static int dvb_buf_setup(struct videobuf_queue *q,
  60. unsigned int *count, unsigned int *size)
  61. {
  62. struct cx8802_dev *dev = q->priv_data;
  63. dev->ts_packet_size = 188 * 4;
  64. dev->ts_packet_count = 32;
  65. *size = dev->ts_packet_size * dev->ts_packet_count;
  66. *count = 32;
  67. return 0;
  68. }
  69. static int dvb_buf_prepare(struct videobuf_queue *q,
  70. struct videobuf_buffer *vb, enum v4l2_field field)
  71. {
  72. struct cx8802_dev *dev = q->priv_data;
  73. return cx8802_buf_prepare(q, dev, (struct cx88_buffer*)vb,field);
  74. }
  75. static void dvb_buf_queue(struct videobuf_queue *q, struct videobuf_buffer *vb)
  76. {
  77. struct cx8802_dev *dev = q->priv_data;
  78. cx8802_buf_queue(dev, (struct cx88_buffer*)vb);
  79. }
  80. static void dvb_buf_release(struct videobuf_queue *q,
  81. struct videobuf_buffer *vb)
  82. {
  83. cx88_free_buffer(q, (struct cx88_buffer*)vb);
  84. }
  85. static struct videobuf_queue_ops dvb_qops = {
  86. .buf_setup = dvb_buf_setup,
  87. .buf_prepare = dvb_buf_prepare,
  88. .buf_queue = dvb_buf_queue,
  89. .buf_release = dvb_buf_release,
  90. };
  91. /* ------------------------------------------------------------------ */
  92. static int cx88_dvb_bus_ctrl(struct dvb_frontend* fe, int acquire)
  93. {
  94. struct cx8802_dev *dev= fe->dvb->priv;
  95. struct cx8802_driver *drv = NULL;
  96. int ret = 0;
  97. drv = cx8802_get_driver(dev, CX88_MPEG_DVB);
  98. if (drv) {
  99. if (acquire)
  100. ret = drv->request_acquire(drv);
  101. else
  102. ret = drv->request_release(drv);
  103. }
  104. return ret;
  105. }
  106. /* ------------------------------------------------------------------ */
  107. static int dvico_fusionhdtv_demod_init(struct dvb_frontend* fe)
  108. {
  109. static u8 clock_config [] = { CLOCK_CTL, 0x38, 0x39 };
  110. static u8 reset [] = { RESET, 0x80 };
  111. static u8 adc_ctl_1_cfg [] = { ADC_CTL_1, 0x40 };
  112. static u8 agc_cfg [] = { AGC_TARGET, 0x24, 0x20 };
  113. static u8 gpp_ctl_cfg [] = { GPP_CTL, 0x33 };
  114. static u8 capt_range_cfg[] = { CAPT_RANGE, 0x32 };
  115. mt352_write(fe, clock_config, sizeof(clock_config));
  116. udelay(200);
  117. mt352_write(fe, reset, sizeof(reset));
  118. mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
  119. mt352_write(fe, agc_cfg, sizeof(agc_cfg));
  120. mt352_write(fe, gpp_ctl_cfg, sizeof(gpp_ctl_cfg));
  121. mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
  122. return 0;
  123. }
  124. static int dvico_dual_demod_init(struct dvb_frontend *fe)
  125. {
  126. static u8 clock_config [] = { CLOCK_CTL, 0x38, 0x38 };
  127. static u8 reset [] = { RESET, 0x80 };
  128. static u8 adc_ctl_1_cfg [] = { ADC_CTL_1, 0x40 };
  129. static u8 agc_cfg [] = { AGC_TARGET, 0x28, 0x20 };
  130. static u8 gpp_ctl_cfg [] = { GPP_CTL, 0x33 };
  131. static u8 capt_range_cfg[] = { CAPT_RANGE, 0x32 };
  132. mt352_write(fe, clock_config, sizeof(clock_config));
  133. udelay(200);
  134. mt352_write(fe, reset, sizeof(reset));
  135. mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
  136. mt352_write(fe, agc_cfg, sizeof(agc_cfg));
  137. mt352_write(fe, gpp_ctl_cfg, sizeof(gpp_ctl_cfg));
  138. mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
  139. return 0;
  140. }
  141. static int dntv_live_dvbt_demod_init(struct dvb_frontend* fe)
  142. {
  143. static u8 clock_config [] = { 0x89, 0x38, 0x39 };
  144. static u8 reset [] = { 0x50, 0x80 };
  145. static u8 adc_ctl_1_cfg [] = { 0x8E, 0x40 };
  146. static u8 agc_cfg [] = { 0x67, 0x10, 0x23, 0x00, 0xFF, 0xFF,
  147. 0x00, 0xFF, 0x00, 0x40, 0x40 };
  148. static u8 dntv_extra[] = { 0xB5, 0x7A };
  149. static u8 capt_range_cfg[] = { 0x75, 0x32 };
  150. mt352_write(fe, clock_config, sizeof(clock_config));
  151. udelay(2000);
  152. mt352_write(fe, reset, sizeof(reset));
  153. mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
  154. mt352_write(fe, agc_cfg, sizeof(agc_cfg));
  155. udelay(2000);
  156. mt352_write(fe, dntv_extra, sizeof(dntv_extra));
  157. mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
  158. return 0;
  159. }
  160. static struct mt352_config dvico_fusionhdtv = {
  161. .demod_address = 0x0f,
  162. .demod_init = dvico_fusionhdtv_demod_init,
  163. };
  164. static struct mt352_config dntv_live_dvbt_config = {
  165. .demod_address = 0x0f,
  166. .demod_init = dntv_live_dvbt_demod_init,
  167. };
  168. static struct mt352_config dvico_fusionhdtv_dual = {
  169. .demod_address = 0x0f,
  170. .demod_init = dvico_dual_demod_init,
  171. };
  172. #if defined(CONFIG_VIDEO_CX88_VP3054) || (defined(CONFIG_VIDEO_CX88_VP3054_MODULE) && defined(MODULE))
  173. static int dntv_live_dvbt_pro_demod_init(struct dvb_frontend* fe)
  174. {
  175. static u8 clock_config [] = { 0x89, 0x38, 0x38 };
  176. static u8 reset [] = { 0x50, 0x80 };
  177. static u8 adc_ctl_1_cfg [] = { 0x8E, 0x40 };
  178. static u8 agc_cfg [] = { 0x67, 0x10, 0x20, 0x00, 0xFF, 0xFF,
  179. 0x00, 0xFF, 0x00, 0x40, 0x40 };
  180. static u8 dntv_extra[] = { 0xB5, 0x7A };
  181. static u8 capt_range_cfg[] = { 0x75, 0x32 };
  182. mt352_write(fe, clock_config, sizeof(clock_config));
  183. udelay(2000);
  184. mt352_write(fe, reset, sizeof(reset));
  185. mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
  186. mt352_write(fe, agc_cfg, sizeof(agc_cfg));
  187. udelay(2000);
  188. mt352_write(fe, dntv_extra, sizeof(dntv_extra));
  189. mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
  190. return 0;
  191. }
  192. static struct mt352_config dntv_live_dvbt_pro_config = {
  193. .demod_address = 0x0f,
  194. .no_tuner = 1,
  195. .demod_init = dntv_live_dvbt_pro_demod_init,
  196. };
  197. #endif
  198. static struct zl10353_config dvico_fusionhdtv_hybrid = {
  199. .demod_address = 0x0f,
  200. .no_tuner = 1,
  201. };
  202. static struct zl10353_config dvico_fusionhdtv_xc3028 = {
  203. .demod_address = 0x0f,
  204. .if2 = 45600,
  205. .no_tuner = 1,
  206. };
  207. static struct mt352_config dvico_fusionhdtv_mt352_xc3028 = {
  208. .demod_address = 0x0f,
  209. .if2 = 4560,
  210. .no_tuner = 1,
  211. .demod_init = dvico_fusionhdtv_demod_init,
  212. };
  213. static struct zl10353_config dvico_fusionhdtv_plus_v1_1 = {
  214. .demod_address = 0x0f,
  215. };
  216. static struct cx22702_config connexant_refboard_config = {
  217. .demod_address = 0x43,
  218. .output_mode = CX22702_SERIAL_OUTPUT,
  219. };
  220. static struct cx22702_config hauppauge_hvr_config = {
  221. .demod_address = 0x63,
  222. .output_mode = CX22702_SERIAL_OUTPUT,
  223. };
  224. static int or51132_set_ts_param(struct dvb_frontend* fe, int is_punctured)
  225. {
  226. struct cx8802_dev *dev= fe->dvb->priv;
  227. dev->ts_gen_cntrl = is_punctured ? 0x04 : 0x00;
  228. return 0;
  229. }
  230. static struct or51132_config pchdtv_hd3000 = {
  231. .demod_address = 0x15,
  232. .set_ts_params = or51132_set_ts_param,
  233. };
  234. static int lgdt330x_pll_rf_set(struct dvb_frontend* fe, int index)
  235. {
  236. struct cx8802_dev *dev= fe->dvb->priv;
  237. struct cx88_core *core = dev->core;
  238. dprintk(1, "%s: index = %d\n", __func__, index);
  239. if (index == 0)
  240. cx_clear(MO_GP0_IO, 8);
  241. else
  242. cx_set(MO_GP0_IO, 8);
  243. return 0;
  244. }
  245. static int lgdt330x_set_ts_param(struct dvb_frontend* fe, int is_punctured)
  246. {
  247. struct cx8802_dev *dev= fe->dvb->priv;
  248. if (is_punctured)
  249. dev->ts_gen_cntrl |= 0x04;
  250. else
  251. dev->ts_gen_cntrl &= ~0x04;
  252. return 0;
  253. }
  254. static struct lgdt330x_config fusionhdtv_3_gold = {
  255. .demod_address = 0x0e,
  256. .demod_chip = LGDT3302,
  257. .serial_mpeg = 0x04, /* TPSERIAL for 3302 in TOP_CONTROL */
  258. .set_ts_params = lgdt330x_set_ts_param,
  259. };
  260. static struct lgdt330x_config fusionhdtv_5_gold = {
  261. .demod_address = 0x0e,
  262. .demod_chip = LGDT3303,
  263. .serial_mpeg = 0x40, /* TPSERIAL for 3303 in TOP_CONTROL */
  264. .set_ts_params = lgdt330x_set_ts_param,
  265. };
  266. static struct lgdt330x_config pchdtv_hd5500 = {
  267. .demod_address = 0x59,
  268. .demod_chip = LGDT3303,
  269. .serial_mpeg = 0x40, /* TPSERIAL for 3303 in TOP_CONTROL */
  270. .set_ts_params = lgdt330x_set_ts_param,
  271. };
  272. static int nxt200x_set_ts_param(struct dvb_frontend* fe, int is_punctured)
  273. {
  274. struct cx8802_dev *dev= fe->dvb->priv;
  275. dev->ts_gen_cntrl = is_punctured ? 0x04 : 0x00;
  276. return 0;
  277. }
  278. static struct nxt200x_config ati_hdtvwonder = {
  279. .demod_address = 0x0a,
  280. .set_ts_params = nxt200x_set_ts_param,
  281. };
  282. static int cx24123_set_ts_param(struct dvb_frontend* fe,
  283. int is_punctured)
  284. {
  285. struct cx8802_dev *dev= fe->dvb->priv;
  286. dev->ts_gen_cntrl = 0x02;
  287. return 0;
  288. }
  289. static int kworld_dvbs_100_set_voltage(struct dvb_frontend* fe,
  290. fe_sec_voltage_t voltage)
  291. {
  292. struct cx8802_dev *dev= fe->dvb->priv;
  293. struct cx88_core *core = dev->core;
  294. if (voltage == SEC_VOLTAGE_OFF)
  295. cx_write(MO_GP0_IO, 0x000006fb);
  296. else
  297. cx_write(MO_GP0_IO, 0x000006f9);
  298. if (core->prev_set_voltage)
  299. return core->prev_set_voltage(fe, voltage);
  300. return 0;
  301. }
  302. static int geniatech_dvbs_set_voltage(struct dvb_frontend *fe,
  303. fe_sec_voltage_t voltage)
  304. {
  305. struct cx8802_dev *dev= fe->dvb->priv;
  306. struct cx88_core *core = dev->core;
  307. if (voltage == SEC_VOLTAGE_OFF) {
  308. dprintk(1,"LNB Voltage OFF\n");
  309. cx_write(MO_GP0_IO, 0x0000efff);
  310. }
  311. if (core->prev_set_voltage)
  312. return core->prev_set_voltage(fe, voltage);
  313. return 0;
  314. }
  315. static int cx88_pci_nano_callback(void *ptr, int command, int arg)
  316. {
  317. struct cx88_core *core = ptr;
  318. switch (command) {
  319. case XC2028_TUNER_RESET:
  320. /* Send the tuner in then out of reset */
  321. dprintk(1, "%s: XC2028_TUNER_RESET %d\n", __func__, arg);
  322. switch (core->boardnr) {
  323. case CX88_BOARD_DVICO_FUSIONHDTV_5_PCI_NANO:
  324. /* GPIO-4 xc3028 tuner */
  325. cx_set(MO_GP0_IO, 0x00001000);
  326. cx_clear(MO_GP0_IO, 0x00000010);
  327. msleep(100);
  328. cx_set(MO_GP0_IO, 0x00000010);
  329. msleep(100);
  330. break;
  331. }
  332. break;
  333. case XC2028_RESET_CLK:
  334. dprintk(1, "%s: XC2028_RESET_CLK %d\n", __func__, arg);
  335. break;
  336. default:
  337. dprintk(1, "%s: unknown command %d, arg %d\n", __func__,
  338. command, arg);
  339. return -EINVAL;
  340. }
  341. return 0;
  342. }
  343. static struct cx24123_config geniatech_dvbs_config = {
  344. .demod_address = 0x55,
  345. .set_ts_params = cx24123_set_ts_param,
  346. };
  347. static struct cx24123_config hauppauge_novas_config = {
  348. .demod_address = 0x55,
  349. .set_ts_params = cx24123_set_ts_param,
  350. };
  351. static struct cx24123_config kworld_dvbs_100_config = {
  352. .demod_address = 0x15,
  353. .set_ts_params = cx24123_set_ts_param,
  354. .lnb_polarity = 1,
  355. };
  356. static struct s5h1409_config pinnacle_pctv_hd_800i_config = {
  357. .demod_address = 0x32 >> 1,
  358. .output_mode = S5H1409_PARALLEL_OUTPUT,
  359. .gpio = S5H1409_GPIO_ON,
  360. .qam_if = 44000,
  361. .inversion = S5H1409_INVERSION_OFF,
  362. .status_mode = S5H1409_DEMODLOCKING,
  363. .mpeg_timing = S5H1409_MPEGTIMING_NONCONTINOUS_NONINVERTING_CLOCK,
  364. };
  365. static struct s5h1409_config dvico_hdtv5_pci_nano_config = {
  366. .demod_address = 0x32 >> 1,
  367. .output_mode = S5H1409_SERIAL_OUTPUT,
  368. .gpio = S5H1409_GPIO_OFF,
  369. .inversion = S5H1409_INVERSION_OFF,
  370. .status_mode = S5H1409_DEMODLOCKING,
  371. .mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
  372. };
  373. static struct s5h1409_config kworld_atsc_120_config = {
  374. .demod_address = 0x32 >> 1,
  375. .output_mode = S5H1409_SERIAL_OUTPUT,
  376. .gpio = S5H1409_GPIO_OFF,
  377. .inversion = S5H1409_INVERSION_OFF,
  378. .status_mode = S5H1409_DEMODLOCKING,
  379. .mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
  380. };
  381. static struct xc5000_config pinnacle_pctv_hd_800i_tuner_config = {
  382. .i2c_address = 0x64,
  383. .if_khz = 5380,
  384. .tuner_callback = cx88_tuner_callback,
  385. };
  386. static struct zl10353_config cx88_geniatech_x8000_mt = {
  387. .demod_address = (0x1e >> 1),
  388. .no_tuner = 1,
  389. };
  390. static struct s5h1411_config dvico_fusionhdtv7_config = {
  391. .output_mode = S5H1411_SERIAL_OUTPUT,
  392. .gpio = S5H1411_GPIO_ON,
  393. .mpeg_timing = S5H1411_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
  394. .qam_if = S5H1411_IF_44000,
  395. .vsb_if = S5H1411_IF_44000,
  396. .inversion = S5H1411_INVERSION_OFF,
  397. .status_mode = S5H1411_DEMODLOCKING
  398. };
  399. static struct xc5000_config dvico_fusionhdtv7_tuner_config = {
  400. .i2c_address = 0xc2 >> 1,
  401. .if_khz = 5380,
  402. .tuner_callback = cx88_tuner_callback,
  403. };
  404. static int attach_xc3028(u8 addr, struct cx8802_dev *dev)
  405. {
  406. struct dvb_frontend *fe;
  407. struct xc2028_ctrl ctl;
  408. struct xc2028_config cfg = {
  409. .i2c_adap = &dev->core->i2c_adap,
  410. .i2c_addr = addr,
  411. .ctrl = &ctl,
  412. .callback = cx88_tuner_callback,
  413. };
  414. if (!dev->dvb.frontend) {
  415. printk(KERN_ERR "%s/2: dvb frontend not attached. "
  416. "Can't attach xc3028\n",
  417. dev->core->name);
  418. return -EINVAL;
  419. }
  420. /*
  421. * Some xc3028 devices may be hidden by an I2C gate. This is known
  422. * to happen with some s5h1409-based devices.
  423. * Now that I2C gate is open, sets up xc3028 configuration
  424. */
  425. cx88_setup_xc3028(dev->core, &ctl);
  426. fe = dvb_attach(xc2028_attach, dev->dvb.frontend, &cfg);
  427. if (!fe) {
  428. printk(KERN_ERR "%s/2: xc3028 attach failed\n",
  429. dev->core->name);
  430. dvb_frontend_detach(dev->dvb.frontend);
  431. dvb_unregister_frontend(dev->dvb.frontend);
  432. dev->dvb.frontend = NULL;
  433. return -EINVAL;
  434. }
  435. printk(KERN_INFO "%s/2: xc3028 attached\n",
  436. dev->core->name);
  437. return 0;
  438. }
  439. static int dvb_register(struct cx8802_dev *dev)
  440. {
  441. /* init struct videobuf_dvb */
  442. dev->dvb.name = dev->core->name;
  443. dev->ts_gen_cntrl = 0x0c;
  444. /* init frontend */
  445. switch (dev->core->boardnr) {
  446. case CX88_BOARD_HAUPPAUGE_DVB_T1:
  447. dev->dvb.frontend = dvb_attach(cx22702_attach,
  448. &connexant_refboard_config,
  449. &dev->core->i2c_adap);
  450. if (dev->dvb.frontend != NULL) {
  451. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x61,
  452. &dev->core->i2c_adap,
  453. DVB_PLL_THOMSON_DTT759X);
  454. }
  455. break;
  456. case CX88_BOARD_TERRATEC_CINERGY_1400_DVB_T1:
  457. case CX88_BOARD_CONEXANT_DVB_T1:
  458. case CX88_BOARD_KWORLD_DVB_T_CX22702:
  459. case CX88_BOARD_WINFAST_DTV1000:
  460. dev->dvb.frontend = dvb_attach(cx22702_attach,
  461. &connexant_refboard_config,
  462. &dev->core->i2c_adap);
  463. if (dev->dvb.frontend != NULL) {
  464. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x60,
  465. &dev->core->i2c_adap,
  466. DVB_PLL_THOMSON_DTT7579);
  467. }
  468. break;
  469. case CX88_BOARD_WINFAST_DTV2000H:
  470. case CX88_BOARD_HAUPPAUGE_HVR1100:
  471. case CX88_BOARD_HAUPPAUGE_HVR1100LP:
  472. case CX88_BOARD_HAUPPAUGE_HVR1300:
  473. case CX88_BOARD_HAUPPAUGE_HVR3000:
  474. dev->dvb.frontend = dvb_attach(cx22702_attach,
  475. &hauppauge_hvr_config,
  476. &dev->core->i2c_adap);
  477. if (dev->dvb.frontend != NULL) {
  478. dvb_attach(simple_tuner_attach, dev->dvb.frontend,
  479. &dev->core->i2c_adap, 0x61,
  480. TUNER_PHILIPS_FMD1216ME_MK3);
  481. }
  482. break;
  483. case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_PLUS:
  484. dev->dvb.frontend = dvb_attach(mt352_attach,
  485. &dvico_fusionhdtv,
  486. &dev->core->i2c_adap);
  487. if (dev->dvb.frontend != NULL) {
  488. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x60,
  489. NULL, DVB_PLL_THOMSON_DTT7579);
  490. break;
  491. }
  492. /* ZL10353 replaces MT352 on later cards */
  493. dev->dvb.frontend = dvb_attach(zl10353_attach,
  494. &dvico_fusionhdtv_plus_v1_1,
  495. &dev->core->i2c_adap);
  496. if (dev->dvb.frontend != NULL) {
  497. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x60,
  498. NULL, DVB_PLL_THOMSON_DTT7579);
  499. }
  500. break;
  501. case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL:
  502. /* The tin box says DEE1601, but it seems to be DTT7579
  503. * compatible, with a slightly different MT352 AGC gain. */
  504. dev->dvb.frontend = dvb_attach(mt352_attach,
  505. &dvico_fusionhdtv_dual,
  506. &dev->core->i2c_adap);
  507. if (dev->dvb.frontend != NULL) {
  508. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x61,
  509. NULL, DVB_PLL_THOMSON_DTT7579);
  510. break;
  511. }
  512. /* ZL10353 replaces MT352 on later cards */
  513. dev->dvb.frontend = dvb_attach(zl10353_attach,
  514. &dvico_fusionhdtv_plus_v1_1,
  515. &dev->core->i2c_adap);
  516. if (dev->dvb.frontend != NULL) {
  517. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x61,
  518. NULL, DVB_PLL_THOMSON_DTT7579);
  519. }
  520. break;
  521. case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T1:
  522. dev->dvb.frontend = dvb_attach(mt352_attach,
  523. &dvico_fusionhdtv,
  524. &dev->core->i2c_adap);
  525. if (dev->dvb.frontend != NULL) {
  526. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x61,
  527. NULL, DVB_PLL_LG_Z201);
  528. }
  529. break;
  530. case CX88_BOARD_KWORLD_DVB_T:
  531. case CX88_BOARD_DNTV_LIVE_DVB_T:
  532. case CX88_BOARD_ADSTECH_DVB_T_PCI:
  533. dev->dvb.frontend = dvb_attach(mt352_attach,
  534. &dntv_live_dvbt_config,
  535. &dev->core->i2c_adap);
  536. if (dev->dvb.frontend != NULL) {
  537. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x61,
  538. NULL, DVB_PLL_UNKNOWN_1);
  539. }
  540. break;
  541. case CX88_BOARD_DNTV_LIVE_DVB_T_PRO:
  542. #if defined(CONFIG_VIDEO_CX88_VP3054) || (defined(CONFIG_VIDEO_CX88_VP3054_MODULE) && defined(MODULE))
  543. /* MT352 is on a secondary I2C bus made from some GPIO lines */
  544. dev->dvb.frontend = dvb_attach(mt352_attach, &dntv_live_dvbt_pro_config,
  545. &dev->vp3054->adap);
  546. if (dev->dvb.frontend != NULL) {
  547. dvb_attach(simple_tuner_attach, dev->dvb.frontend,
  548. &dev->core->i2c_adap, 0x61,
  549. TUNER_PHILIPS_FMD1216ME_MK3);
  550. }
  551. #else
  552. printk(KERN_ERR "%s/2: built without vp3054 support\n", dev->core->name);
  553. #endif
  554. break;
  555. case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_HYBRID:
  556. dev->dvb.frontend = dvb_attach(zl10353_attach,
  557. &dvico_fusionhdtv_hybrid,
  558. &dev->core->i2c_adap);
  559. if (dev->dvb.frontend != NULL) {
  560. dvb_attach(simple_tuner_attach, dev->dvb.frontend,
  561. &dev->core->i2c_adap, 0x61,
  562. TUNER_THOMSON_FE6600);
  563. }
  564. break;
  565. case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_PRO:
  566. dev->dvb.frontend = dvb_attach(zl10353_attach,
  567. &dvico_fusionhdtv_xc3028,
  568. &dev->core->i2c_adap);
  569. if (dev->dvb.frontend == NULL)
  570. dev->dvb.frontend = dvb_attach(mt352_attach,
  571. &dvico_fusionhdtv_mt352_xc3028,
  572. &dev->core->i2c_adap);
  573. /*
  574. * On this board, the demod provides the I2C bus pullup.
  575. * We must not permit gate_ctrl to be performed, or
  576. * the xc3028 cannot communicate on the bus.
  577. */
  578. if (dev->dvb.frontend)
  579. dev->dvb.frontend->ops.i2c_gate_ctrl = NULL;
  580. if (attach_xc3028(0x61, dev) < 0)
  581. return -EINVAL;
  582. break;
  583. case CX88_BOARD_PCHDTV_HD3000:
  584. dev->dvb.frontend = dvb_attach(or51132_attach, &pchdtv_hd3000,
  585. &dev->core->i2c_adap);
  586. if (dev->dvb.frontend != NULL) {
  587. dvb_attach(simple_tuner_attach, dev->dvb.frontend,
  588. &dev->core->i2c_adap, 0x61,
  589. TUNER_THOMSON_DTT761X);
  590. }
  591. break;
  592. case CX88_BOARD_DVICO_FUSIONHDTV_3_GOLD_Q:
  593. dev->ts_gen_cntrl = 0x08;
  594. {
  595. /* Do a hardware reset of chip before using it. */
  596. struct cx88_core *core = dev->core;
  597. cx_clear(MO_GP0_IO, 1);
  598. mdelay(100);
  599. cx_set(MO_GP0_IO, 1);
  600. mdelay(200);
  601. /* Select RF connector callback */
  602. fusionhdtv_3_gold.pll_rf_set = lgdt330x_pll_rf_set;
  603. dev->dvb.frontend = dvb_attach(lgdt330x_attach,
  604. &fusionhdtv_3_gold,
  605. &dev->core->i2c_adap);
  606. if (dev->dvb.frontend != NULL) {
  607. dvb_attach(simple_tuner_attach, dev->dvb.frontend,
  608. &dev->core->i2c_adap, 0x61,
  609. TUNER_MICROTUNE_4042FI5);
  610. }
  611. }
  612. break;
  613. case CX88_BOARD_DVICO_FUSIONHDTV_3_GOLD_T:
  614. dev->ts_gen_cntrl = 0x08;
  615. {
  616. /* Do a hardware reset of chip before using it. */
  617. struct cx88_core *core = dev->core;
  618. cx_clear(MO_GP0_IO, 1);
  619. mdelay(100);
  620. cx_set(MO_GP0_IO, 9);
  621. mdelay(200);
  622. dev->dvb.frontend = dvb_attach(lgdt330x_attach,
  623. &fusionhdtv_3_gold,
  624. &dev->core->i2c_adap);
  625. if (dev->dvb.frontend != NULL) {
  626. dvb_attach(simple_tuner_attach, dev->dvb.frontend,
  627. &dev->core->i2c_adap, 0x61,
  628. TUNER_THOMSON_DTT761X);
  629. }
  630. }
  631. break;
  632. case CX88_BOARD_DVICO_FUSIONHDTV_5_GOLD:
  633. dev->ts_gen_cntrl = 0x08;
  634. {
  635. /* Do a hardware reset of chip before using it. */
  636. struct cx88_core *core = dev->core;
  637. cx_clear(MO_GP0_IO, 1);
  638. mdelay(100);
  639. cx_set(MO_GP0_IO, 1);
  640. mdelay(200);
  641. dev->dvb.frontend = dvb_attach(lgdt330x_attach,
  642. &fusionhdtv_5_gold,
  643. &dev->core->i2c_adap);
  644. if (dev->dvb.frontend != NULL) {
  645. dvb_attach(simple_tuner_attach, dev->dvb.frontend,
  646. &dev->core->i2c_adap, 0x61,
  647. TUNER_LG_TDVS_H06XF);
  648. dvb_attach(tda9887_attach, dev->dvb.frontend,
  649. &dev->core->i2c_adap, 0x43);
  650. }
  651. }
  652. break;
  653. case CX88_BOARD_PCHDTV_HD5500:
  654. dev->ts_gen_cntrl = 0x08;
  655. {
  656. /* Do a hardware reset of chip before using it. */
  657. struct cx88_core *core = dev->core;
  658. cx_clear(MO_GP0_IO, 1);
  659. mdelay(100);
  660. cx_set(MO_GP0_IO, 1);
  661. mdelay(200);
  662. dev->dvb.frontend = dvb_attach(lgdt330x_attach,
  663. &pchdtv_hd5500,
  664. &dev->core->i2c_adap);
  665. if (dev->dvb.frontend != NULL) {
  666. dvb_attach(simple_tuner_attach, dev->dvb.frontend,
  667. &dev->core->i2c_adap, 0x61,
  668. TUNER_LG_TDVS_H06XF);
  669. dvb_attach(tda9887_attach, dev->dvb.frontend,
  670. &dev->core->i2c_adap, 0x43);
  671. }
  672. }
  673. break;
  674. case CX88_BOARD_ATI_HDTVWONDER:
  675. dev->dvb.frontend = dvb_attach(nxt200x_attach,
  676. &ati_hdtvwonder,
  677. &dev->core->i2c_adap);
  678. if (dev->dvb.frontend != NULL) {
  679. dvb_attach(simple_tuner_attach, dev->dvb.frontend,
  680. &dev->core->i2c_adap, 0x61,
  681. TUNER_PHILIPS_TUV1236D);
  682. }
  683. break;
  684. case CX88_BOARD_HAUPPAUGE_NOVASPLUS_S1:
  685. case CX88_BOARD_HAUPPAUGE_NOVASE2_S1:
  686. dev->dvb.frontend = dvb_attach(cx24123_attach,
  687. &hauppauge_novas_config,
  688. &dev->core->i2c_adap);
  689. if (dev->dvb.frontend) {
  690. dvb_attach(isl6421_attach, dev->dvb.frontend,
  691. &dev->core->i2c_adap, 0x08, 0x00, 0x00);
  692. }
  693. break;
  694. case CX88_BOARD_KWORLD_DVBS_100:
  695. dev->dvb.frontend = dvb_attach(cx24123_attach,
  696. &kworld_dvbs_100_config,
  697. &dev->core->i2c_adap);
  698. if (dev->dvb.frontend) {
  699. dev->core->prev_set_voltage = dev->dvb.frontend->ops.set_voltage;
  700. dev->dvb.frontend->ops.set_voltage = kworld_dvbs_100_set_voltage;
  701. }
  702. break;
  703. case CX88_BOARD_GENIATECH_DVBS:
  704. dev->dvb.frontend = dvb_attach(cx24123_attach,
  705. &geniatech_dvbs_config,
  706. &dev->core->i2c_adap);
  707. if (dev->dvb.frontend) {
  708. dev->core->prev_set_voltage = dev->dvb.frontend->ops.set_voltage;
  709. dev->dvb.frontend->ops.set_voltage = geniatech_dvbs_set_voltage;
  710. }
  711. break;
  712. case CX88_BOARD_PINNACLE_PCTV_HD_800i:
  713. dev->dvb.frontend = dvb_attach(s5h1409_attach,
  714. &pinnacle_pctv_hd_800i_config,
  715. &dev->core->i2c_adap);
  716. if (dev->dvb.frontend != NULL) {
  717. /* tuner_config.video_dev must point to
  718. * i2c_adap.algo_data
  719. */
  720. pinnacle_pctv_hd_800i_tuner_config.priv =
  721. dev->core->i2c_adap.algo_data;
  722. dvb_attach(xc5000_attach, dev->dvb.frontend,
  723. &dev->core->i2c_adap,
  724. &pinnacle_pctv_hd_800i_tuner_config);
  725. }
  726. break;
  727. case CX88_BOARD_DVICO_FUSIONHDTV_5_PCI_NANO:
  728. dev->dvb.frontend = dvb_attach(s5h1409_attach,
  729. &dvico_hdtv5_pci_nano_config,
  730. &dev->core->i2c_adap);
  731. if (dev->dvb.frontend != NULL) {
  732. struct dvb_frontend *fe;
  733. struct xc2028_config cfg = {
  734. .i2c_adap = &dev->core->i2c_adap,
  735. .i2c_addr = 0x61,
  736. .callback = cx88_pci_nano_callback,
  737. };
  738. static struct xc2028_ctrl ctl = {
  739. .fname = "xc3028-v27.fw",
  740. .max_len = 64,
  741. .scode_table = XC3028_FE_OREN538,
  742. };
  743. fe = dvb_attach(xc2028_attach,
  744. dev->dvb.frontend, &cfg);
  745. if (fe != NULL && fe->ops.tuner_ops.set_config != NULL)
  746. fe->ops.tuner_ops.set_config(fe, &ctl);
  747. }
  748. break;
  749. case CX88_BOARD_PINNACLE_HYBRID_PCTV:
  750. dev->dvb.frontend = dvb_attach(zl10353_attach,
  751. &cx88_geniatech_x8000_mt,
  752. &dev->core->i2c_adap);
  753. if (attach_xc3028(0x61, dev) < 0)
  754. return -EINVAL;
  755. break;
  756. case CX88_BOARD_GENIATECH_X8000_MT:
  757. dev->ts_gen_cntrl = 0x00;
  758. dev->dvb.frontend = dvb_attach(zl10353_attach,
  759. &cx88_geniatech_x8000_mt,
  760. &dev->core->i2c_adap);
  761. if (attach_xc3028(0x61, dev) < 0)
  762. return -EINVAL;
  763. break;
  764. case CX88_BOARD_KWORLD_ATSC_120:
  765. dev->dvb.frontend = dvb_attach(s5h1409_attach,
  766. &kworld_atsc_120_config,
  767. &dev->core->i2c_adap);
  768. if (attach_xc3028(0x61, dev) < 0)
  769. return -EINVAL;
  770. break;
  771. case CX88_BOARD_DVICO_FUSIONHDTV_7_GOLD:
  772. dev->dvb.frontend = dvb_attach(s5h1411_attach,
  773. &dvico_fusionhdtv7_config,
  774. &dev->core->i2c_adap);
  775. if (dev->dvb.frontend != NULL) {
  776. /* tuner_config.video_dev must point to
  777. * i2c_adap.algo_data
  778. */
  779. dvico_fusionhdtv7_tuner_config.priv =
  780. dev->core->i2c_adap.algo_data;
  781. dvb_attach(xc5000_attach, dev->dvb.frontend,
  782. &dev->core->i2c_adap,
  783. &dvico_fusionhdtv7_tuner_config);
  784. }
  785. break;
  786. default:
  787. printk(KERN_ERR "%s/2: The frontend of your DVB/ATSC card isn't supported yet\n",
  788. dev->core->name);
  789. break;
  790. }
  791. if (NULL == dev->dvb.frontend) {
  792. printk(KERN_ERR
  793. "%s/2: frontend initialization failed\n",
  794. dev->core->name);
  795. return -EINVAL;
  796. }
  797. /* Ensure all frontends negotiate bus access */
  798. dev->dvb.frontend->ops.ts_bus_ctrl = cx88_dvb_bus_ctrl;
  799. /* Put the analog decoder in standby to keep it quiet */
  800. cx88_call_i2c_clients (dev->core, TUNER_SET_STANDBY, NULL);
  801. /* register everything */
  802. return videobuf_dvb_register(&dev->dvb, THIS_MODULE, dev,
  803. &dev->pci->dev, adapter_nr);
  804. }
  805. /* ----------------------------------------------------------- */
  806. /* CX8802 MPEG -> mini driver - We have been given the hardware */
  807. static int cx8802_dvb_advise_acquire(struct cx8802_driver *drv)
  808. {
  809. struct cx88_core *core = drv->core;
  810. int err = 0;
  811. dprintk( 1, "%s\n", __func__);
  812. switch (core->boardnr) {
  813. case CX88_BOARD_HAUPPAUGE_HVR1300:
  814. /* We arrive here with either the cx23416 or the cx22702
  815. * on the bus. Take the bus from the cx23416 and enable the
  816. * cx22702 demod
  817. */
  818. cx_set(MO_GP0_IO, 0x00000080); /* cx22702 out of reset and enable */
  819. cx_clear(MO_GP0_IO, 0x00000004);
  820. udelay(1000);
  821. break;
  822. default:
  823. err = -ENODEV;
  824. }
  825. return err;
  826. }
  827. /* CX8802 MPEG -> mini driver - We no longer have the hardware */
  828. static int cx8802_dvb_advise_release(struct cx8802_driver *drv)
  829. {
  830. struct cx88_core *core = drv->core;
  831. int err = 0;
  832. dprintk( 1, "%s\n", __func__);
  833. switch (core->boardnr) {
  834. case CX88_BOARD_HAUPPAUGE_HVR1300:
  835. /* Do Nothing, leave the cx22702 on the bus. */
  836. break;
  837. default:
  838. err = -ENODEV;
  839. }
  840. return err;
  841. }
  842. static int cx8802_dvb_probe(struct cx8802_driver *drv)
  843. {
  844. struct cx88_core *core = drv->core;
  845. struct cx8802_dev *dev = drv->core->dvbdev;
  846. int err;
  847. dprintk( 1, "%s\n", __func__);
  848. dprintk( 1, " ->being probed by Card=%d Name=%s, PCI %02x:%02x\n",
  849. core->boardnr,
  850. core->name,
  851. core->pci_bus,
  852. core->pci_slot);
  853. err = -ENODEV;
  854. if (!(core->board.mpeg & CX88_MPEG_DVB))
  855. goto fail_core;
  856. /* If vp3054 isn't enabled, a stub will just return 0 */
  857. err = vp3054_i2c_probe(dev);
  858. if (0 != err)
  859. goto fail_core;
  860. /* dvb stuff */
  861. printk(KERN_INFO "%s/2: cx2388x based DVB/ATSC card\n", core->name);
  862. videobuf_queue_sg_init(&dev->dvb.dvbq, &dvb_qops,
  863. &dev->pci->dev, &dev->slock,
  864. V4L2_BUF_TYPE_VIDEO_CAPTURE,
  865. V4L2_FIELD_TOP,
  866. sizeof(struct cx88_buffer),
  867. dev);
  868. err = dvb_register(dev);
  869. if (err != 0)
  870. printk(KERN_ERR "%s/2: dvb_register failed (err = %d)\n",
  871. core->name, err);
  872. fail_core:
  873. return err;
  874. }
  875. static int cx8802_dvb_remove(struct cx8802_driver *drv)
  876. {
  877. struct cx8802_dev *dev = drv->core->dvbdev;
  878. /* dvb */
  879. if (dev->dvb.frontend)
  880. videobuf_dvb_unregister(&dev->dvb);
  881. vp3054_i2c_remove(dev);
  882. return 0;
  883. }
  884. static struct cx8802_driver cx8802_dvb_driver = {
  885. .type_id = CX88_MPEG_DVB,
  886. .hw_access = CX8802_DRVCTL_SHARED,
  887. .probe = cx8802_dvb_probe,
  888. .remove = cx8802_dvb_remove,
  889. .advise_acquire = cx8802_dvb_advise_acquire,
  890. .advise_release = cx8802_dvb_advise_release,
  891. };
  892. static int dvb_init(void)
  893. {
  894. printk(KERN_INFO "cx88/2: cx2388x dvb driver version %d.%d.%d loaded\n",
  895. (CX88_VERSION_CODE >> 16) & 0xff,
  896. (CX88_VERSION_CODE >> 8) & 0xff,
  897. CX88_VERSION_CODE & 0xff);
  898. #ifdef SNAPSHOT
  899. printk(KERN_INFO "cx2388x: snapshot date %04d-%02d-%02d\n",
  900. SNAPSHOT/10000, (SNAPSHOT/100)%100, SNAPSHOT%100);
  901. #endif
  902. return cx8802_register_driver(&cx8802_dvb_driver);
  903. }
  904. static void dvb_fini(void)
  905. {
  906. cx8802_unregister_driver(&cx8802_dvb_driver);
  907. }
  908. module_init(dvb_init);
  909. module_exit(dvb_fini);
  910. /*
  911. * Local variables:
  912. * c-basic-offset: 8
  913. * compile-command: "make DVB=1"
  914. * End:
  915. */